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The app l i ca t ion  o f  DOT (&main x i p )  l o g i c  t o  t h e  design o f  an 
a s s o c i a t i v e  processor  has been s tud ied .  This f i n a l  r e p o r t  
r ep resen t s  the  r e s u l t s  of t h e  program's work e f f o r t  i n  which 
so lu t ions  t o  most of t h e  b a s i c  problems have been obta ined .  
I n  p a r t i c u l a r ,  word s e l e c t i o n  l o g i c  and memory c e l l  s t r u c t u r e s  
have been designed, implemented and found t o  funct ion  s a t i s -  
f a c t o r i l y .  Techniques f o r  performing t h e  var ious  search and 
processing opera t ions  required of an a s s o c i a t i v e  processor 
f o r  spaceborne app l i ca t ions  have been developed and methods 
f o r  reducing t h e  bas ic  search cycle  time considered.  Material-s 
and f a b r i c a t i o n  s t u d i e s  were undertaken i n  an e f f o r t  t o  imprc c 
upon e x i s t i n g  mul t i layer  and laminated f i l m  techniques.  
The r e p o r t  concludes with a  poss ib le  design f o r  a  1000 word, 
100 b i t s  per  word DOT a s s o c i a t i v e  processor and a  d iscuss ion  
of system c h a r a c t e r i s t i c s  and t r a d e o f f s .  
NOTE 
------- 
I 1  I n  t h e  p a s t ,  DTPL" has  been used a s  t h e  acronym f o r  t h e  Domain 
Tip Propagat ion Logic technology.  Recent ly ,  Cambridge Memories, 
I n c .  found i t  convenient  t o  rename t h i s  technology DOT from 
Domain Tip .  The r e a d e r ' s  a t t e n t i o n  i s  c a l l e d  t o  t h e  f a c t  t h a t  
- - 
i n  t h i s  r e p o r t  and t h e r e a f t e r ,  DOT w i l l  be used i n  p l ace  of  
DTPL i n  a l l  r e f e r e n c e  t o  t h e  Domain Tip Propagat ion Logic 
Technique. 
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Table 1 DOT-galvanomagnetic readout from a  s h i f t  reg- 
i s t e r  output  channel,  The output  channel i s  
bC,5 mils  wide, t 30° from t h e  easy a x i s .  The W f i l m s  a r e  1500 t h i c k  and conta in  93% Co, 
The applied f i e l d  was such as t o  simulate 
s h i f t  register o p e r a t i o n ,  

The Study of Advanced Associa t ive  Processor Techniques, Contract  
NASA 12-543, i s  a program t o  i n v e s t i g a t e  the  a p p l i c a t i o n  of 
DOT all-magnetic memory-logic techniques t o  the  implementation 
of spaceborne a s s o c i a t i v e  processors .  DOT (Illmain z i p )  l o g i c  
i s  a  newly-developed magnetic thin-f  i l m  technique t h a t  u t i l i z e s  
con t ro l l ed  domain t i p  propagation and i n t e r a c t i o n  f o r  p e r -  
forming any des i red  memory o r  l o g i c  funct ion ,  and thus  l ends  
i t s e l f  t o  t h e  r e a l i z a t i o n  of a  wide v a r i e t y  of ba tch- fabr i -  
c a t a b l e  d i g i t a l  memory and l o g i c  devices of miniature  s i z e ,  
low power and high speed. The combination of t h e  va r ious  
memory and l o g i c  techniques o f f e r s  new and unique s o l u t i o n s  
t o  t h e  problem of cons t ruc t ing  r e l i a b l e ,  low-cost a s s o c i a t i v e  
processors  t o  meet t h e  requirements of f u t u r e  space v e h i c l e s .  
This  r e p o r t  r ep resen t s  t h e  r e s u l t s  of t h e  t h e o r e t i c a l  and 
experimental  work performed on t h e  program. The s tudy was 
divided i n t o  t h e  fol lowing p r i n c i p a l  t a sks :  (1) evalua t ion  
of  l o g i c  s t r u c t u r e s ,  ( 2 )  eva lua t ion  of memory c e l l s  and (3)  
memory system a n a l y s i s .  Task 1 was involved with t h e  s tudy 
of new DOT l o g i c  s t r u c t u r e s  which, i n  a d d i t i o n  t o  e x i s t i n g  
elements, a r e  required f o r  performing such func t ions  a s  address  
s e l e c t i o n ,  f i l m - f i l m  information t r a n s f e r  and cond i t iona l  
I t  e r a s e .  Evaluat ion of memory c e l l s "  descr ibes  t h e  e f f o r t  t o  
determine t h e  optimum associaGive memory cell c s n f i ~ r a b i o n  
based upon an experimental study and comparison of t h e  var ious  
designs t h a t  a r e  poss ib le  with DOT memory-logic techniques .  
S ize ,  speed, c o n t r o l  conductor p a t t e r n  and log ic  c a p a b i l i t y  
were t h e  c e l l  c h a r a c t e r i s t i c s  considered, and t r a d e o f f s  between 
these  r e s u l t e d .  I n  t h e  f i n a l  and most important t a s k  memory 
system a n a l y s i s ,  p r i n c i p a l  emphasis was placed on how t o  
b e s t  achieve a s s o c i a t i v e  processor search ( e q u a l i t y ,  i n e q u a l i t y ,  
maximum/minimum) and processing ( f i e l d  add i t ion ,  operand 
a d d i t i o n )  opera t ions .  The r e s u l t s  of t h i s  study and t h e  
experiments and i n v e s t i g a t i o n s  performed i n  t h e  course of 
t h e  previous two t a s k s  produced s e v e r a l  approaches t o  t h e  
implementation of a  f u l l  1000-word, 100-bits-per-word a s s o c i a t i v e  
processor .  Analysis  of the  d i f f e r e n t  memory a r r a y  o rgan iza t ions  
i n  l i g h t  of known ranges of requirements,  e . g . ,  adapt ive  d a t a  
a c q u i s i t i o n  and t rade-off  c a p a b i l i t i e s  between f u n c t i o n a l  
c h a r a c t e r i s t i c s  of these  processors  was an i n t e g r a l  p a r t  of 
t h i s  t a s k .  
The fol lowing sec t ions  contain desc r ip t ions  of the  work per -  
formed on t h e  aforementioned. t a s k s .  The mate r i a l  i s  presented 
i n  a  manner which l eads  t h e  reader  from t h e  b a s i c s  of DOT 
technology through memory c e l l  design t o  t h e  organiza t ion  of 
a  memory a-rray.  
To begin w i t h ,  s ec t ion  2 contains  a  review of the  b a s i c  DOT 
elements, t h e  new elements and technjques developed during 
the program and metlhods of' readout from a  DOT f i l m  p l ane ,  
L~ection j descr ibes  the  design and opera t ion  of a  merrlory 
s e l e c t i o n  l1etworl.i i n  which only 12 input  c o n t r o l  conductors 
a r e  required t o  s e l e c t  one of 2" output  channels f o r  w r i t i n g  
i n t o  o r  reading out  of 2n word a s s o c i a t i v e  memory. The s e v e r a l  
a s s o c i a t i v e  memory c e l l s  inves t iga ted  i n  t h e  course of t h e  
program a r e  discussed i n  sec t ion  4 .  These a r e  c l a s s i f i e d  on 
t h e  b a s i s  of t h e i r  o ~ l t p u t s  during an e q u a l i t y  search opera t ion  
i . e . ,  output-on-match o r  output-on-mismatch. For each of the  
c e l l  conf igura t ions ,  t h e  method of performing t h e  wr i t e ,  r ead ,  
e rase  and t e s t  f o r  match funct ions  i s  i l l u s t r a t e d .  Evaluat ions 
of both prel iminary and f i n a l  designs considering such charac- 
t e r i s t i c s  a s  speed, s i z e  and l o g i c  c a p a b i l i t y  a r e  presented .  
Sec t ion  5 i s  d.evoted, t o  the  var ious search and. processing 
operations required. of a  general-purpose a s s o c i a t i v e  p rocessor ,  
The approach taken has been t o  develop algorithms f o r  accom- 
p l i s h i n g  these  funct ions  i n  memory a r r a y  composed. of both 
types of s torage  c e l l s  d.emonstrating t h e  a l l - p a r a l l e l  search 
c a p a b i l i t y  us ing  DOT l o g i c  techniques.  It w i l l  become apparent  
from t h i s  d iscuss ion  t h a t  the  output-on-mismatch c e l l  i s  
inhe ren t ly  b e t t e r  suited.  f o r  the  t a s k s  of information t r a n s f e r  
and, comparison whicl? a r e  tlie b a s i s  of such opera t ions .  The 
l o g i c  f o r  t h e  search and processing opera t ions  us ing  t h i s  type 
of c e l l  has then been combined i n t o  compact s t r u c t u r e s  completing 
the memory plane design.  Techniques f o r  resolv ing  mul t ip le  
matches a r e  a l s o  discussed and the problems of word address  
gel-lei-ation W i d  the reading of iriai,ch worc.1~ corisid.ered . 
A descr ip tson  of t n e  ma te r i a l s  and f a b r i c a t i o n  s t u d i e s  p e r -  
rorrned d u r j n g  the  program i s  presented i n  sec t ion  6 .  Multila-yer 
techniques a r e  described and the  p o t e n t i a l  advantages of 
laminated magnetic l a y e r s  discussed.  
The culmination of t h e  program's work e f f o r t  i s  presented i n  
s e c t i o n  7 i n  the  form of a  poss ib le  design f o r  a f u l l  1000- 
word. DOT a s s o c i a t i v e  processor .  The memory would be capable 
of meeting the  f u n c t i o n a l  requirements of an adapt ive da ta  
a c q u i s i t i o n  system, a  system p o t e n t i a l l y  u s e f u l  f o r  performing 
a  v a r i e t y  of t a s k s  aboard. a long-range exploratory aerospace 
v e h i c l e .  1nclud.ed. i n  t h e  d.iscussion i s  a  d .escr ipt ion of t h e  
memory f i l m  planes,  d.rive and. sense e l e c t r o n i c s  and. magnetic 
f i e l d .  genera t ing  c o i l s .  System analyses  based. on cur ren t  and 
f u t u r e  production c a p a b i l i t i e s  a r e  presented. which consid.er 
memory speed., c o s t ,  power, and s i z e  and. weight.  The r e p o r t  
concludes with a  d.iscussion of t h e  system trad.eoffs  p o s s i b l e  
with d.iff e ren t  s i z e  memories. 
2 ,  DOT L O G I C  TECHNIQUES 
2 . 1  Review of Bas ic  Elements 
-- ---- 
A comprehensive d i s c u s s i o n  of t h e  fundamentals  of t h e  DOT 
technology i s  p resen ted  i n  t h e  p roposa l  f o r  t h i s  program 
submitted. t o  NASA/ERC.' For t h e  r eade r  who i s  n o t  f a m i l i a r  
wi th  t h e  m a t e r i a l  i n  t h i s  d.ocument, b u t  p r i n c i p a l l y  f o r  t h e  
purpose of completeness,  a  review of t h e  b a s i c  elements and. 
t echn iques  of  DOT i s  seen t o  be  i n  o r d e r .  Th is  subsec t ion ,  
t hen ,  d .escr ibes  tlie o p e r a t i o n  of p e r t i n e n t  channel  s t r u c t u r e s  
and. e s t a b l i s h e s  t h e  schematic r e p r e s e n t a t i o n  u t i l i z e d .  i n  t h e  
i l l u s t r a t i o n s  o f  l o g i c  networks,  memory c e l l s ,  e t c . ,  p resen ted  
i n  t h e  pages t o  f o l l o w .  
I 1  Channel - The word channel"  r e f e r s  t o  t h e  low co- 
e r c i v e  f o r c e  r e g i o n  embed.d.ed, i n  t h e  DOT f i l m  p l ane  
of g e n e r a l l y  h i g h  c o e r c i v i t y  which f u n c t i o n s  a s  a 
r e c i p r o c a l  magnetic t r ansmis s ion  pa th  f o r  t h e  pro- 
paga t ion  of domain t i p s .  F igu re s  l a  and. l b  d.epict  
channels  c o n t a i n i n g  d.omain t i p s  p ropaga t ing  i n  o p p o s i t e  
d i r e c t i o n s .  Assoc ia ted  w i t 1 1  a  channeled. d.omain t i p  i s  
an i n t e r a c t i o n  f i e l d .  r e s u l t i n g  from t h e  accumulation of 
1 1  I t  magnetic charge,  t h e  o r i g i n  of which i s  t h e  non- 
- - 
zero divergence of t h e  magne t iza t ion  ( V . V  =-prn ) 
i n  t h e  v i c i n i t y  o f  t he  t i p .  The p o l a r i t y  of magnetic 
ch-arge depends upon t h e  d i r ec - t i on  o f  ,i;l.i? propa-gation 
w - i t h  respect "c the  higlh coe-reive i ' o ~ e e  baciigro-iind 
Figure 1 Channeled domain tips (a, b, ) and schematic repre  - 
sentation of channels (c, d). 
Figure 2 DOT inhibit @te (a, b) and i t s  schematic representation (c), 
a a g n e t i z a t i o n  ( s e e  F iga res  l a  a n d  l b )  . 
For  t h e  most p a r t ,  channels  a r e  o r i e n t e d  p a r a l l e l  to  
tl3e easy a x i s  of magneti z a t i o n ,  b u t  d e v i a t i o n s  of 
up t o  30' a r e  o f t e n  r equ i r ed  t o  perform c e r t a i n  l o g i c  
f u n c t i o n s  and i n t e r c o n n e c t  ne ighbor ing  e lements .  
Ciiannel widths  w t y p i c a l l y  va ry  from .001 t o  .008 
inches  accord ing  t o  t h e  requ i rements  o f  t i p  c o e r c i v i t y  
H t  ( t h r e s h o l d  f i e l d  f o r  t i p  p ropaga t ion )  and v e l o c i t y  
vt ( a  f u n c t i o n  of app l i ed  f i e l d  HA). The former 
i s  i n v e r s e l y  p r o p o r t i o n a l  t o  channel  width ,  i . e  . , Ht 
c 
1, whi le  t h e  l a t t e r  can b e  expressed a s  vt (HA 
- 
w c o n s t .  
) 
D ( w ) " ~ .  Th i s  dependence of v e l o c i t y  upon channel  
width  i s  t h e  important  c h a r a c t e r i s t i c  which makes 
p o s s i b l e  t h e  i n t r o d u c t i o n  of de l ays  i n t o  s p e c i f i c  
channe ls  o f  a l o g i c  network.  The schematic r e p r e -  
s e n t a t i o n  of a  r e g u l a r  channel  ( . 0 0 3  t o  .008 i n c h e s )  
and de lay  segment ( . 0 0 1  t o  .003 i n c h e s )  a r e  i l l u s t r a t e d  
i n  F i g u r e s  l c  and I d .  A more complete express ion  
f o r  t i p  v e l o c i t y  a s  a  f u n c t i o n  of HA,  w and HK 
( a n i s o t r o p y  cons t an t  p r o p o r t i o n a l  t o  t h e  percen tage  
of c o b a l t  i n  t h e  t e r n a r y  fi-lrn a l l o y  NiFeCo) i s  
g iven  by 
v~l ie re  t h e  u n i t s  of kl aand KT a r e  o e r s t e d s  and w 
.A X 
I n h i b i t  Gate - The bas ic  DO?' l o g i c  element i s  the  
- 
i n h i b i t  g a t e  o r  i n v e r t e r  shown i n  i t s  optimum two- 
layer  conf igura t ion  i n  Figure 2a, and known f o r  
1 1  I t  
obvious reasons a s  a  ha tche t  g a t e .  As i l l u s t r a t e d  
i n  Figure 2b, the  presence of a  domain of reversed 
magnetization i n  the  hatchet-shaped. information channel, 
contained i n  one magnetic l a y e r ,  c r e a t e s  a  conf igura t ion  
of magnetic charges and. i n t e r a c t i o n  f i e l d s  which 
i n h i b i t  t i p  propagation i n  t h e  narrow main channel 
located i n  a  second, superimposed magnetic l a y e r .  
The ga te  w i l l  perform over a  d r ive  f i e l d  range of 
4-10 oe (+43$ - t o l e rance )  independent of the  d i r e c t i o n  
of t i p  propagation i n  the  main channel.  The schematic 
r ep resen ta t ion  i s  shown i n  Figure 2c where the  output  
C = A m  f o r  input  va r i ab les  A and. B .  I f  t he  input  
A = l  a t  a l l  t imes ( A  dr iven by a  1 g e n e r a t o r ) ,  then 
c=E and t h e  g a t e  funct ions  a s  a  i n v e r t e r  i . e . ,  B ~ B .  . 
Film-Film Transfer  - I n  ord.er t o  r e a l i z e  complex 
l o g i c  networks us ing  t h e  two-layer i n h i b i t  ga tes ,  
i t  must be poss ib le  t o  t r a n s f e r  information (d.omains 
of reversed magnetization) between over ly ing  f i l m  
planes.  The f i lm-f i lm t r a n s f e r  element developed 
f o r  such purposes i s  shown i n  Figure 3a and c o n s i s t s  
o f  two easy-axis ,  -008 inch channel segments contained 
i n  the superimposed magnetic l a y e r s  and overlapped 
.01.0 inches .  The e n t i r e  s t r u c t u r e  i s  approximately 
Figure 3 DOT film -film t ransfer  element (a ,  b) and i ts  schematic 
representation (c) . 
Figtire 4 DOT c rossover  e lement  (a, b) and its schematic repre - 
sentation ( c )  , 
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,025 inches i n  l eng th .  Transfer  from channel A t o  
channel B occurs when a  domain of reversed magneti- 
za t ion  i s  nucleated i n  B a s  the  d i r e c t  r e s u l t  of t h e  
presence of a  t i p  a t  the  end of A ( s e e  Figure 3 b ) .  
This  process w i l l  only occur i f  the  applied f i e l d  
HA plus  t h e  t i p  s t r a y  f i e l d  H exceeds the nuclea t ion  S 
threshold i n  channel B .  I n  t y p i c a l  f i lm-f i lm s t r u c -  
t u r e s ,  a  minimum applied f i e l d  of 2 4 oe i s  s u f f i c i e n t  
f o r  t h i s  opera t ion .  Figure 3c dep ic t s  the  t r a n s f e r  
element schematical ly .  
Crossover - The p r i n c i p a l  requirement of a  crossover 
element i s  t h a t  t h e r e  be complete magnetic i s o l a t i o n  
between t h e  component over ly ing  channels.  Figure 
4a i l l u s t r a t e s  a  s u i t a b l e  conf igura t ion  of channels 
i n  which no f i lm-f i lm t r a n s f e r  w i l l  occur f o r  appl ied 
f i e l d s  up t o  10 oe .  This l i m i t  i s  required i f  the  
f u l l  ope ra t ing  range of t h e  i n h i b i t  ga te  i s  t o  be 
r ea l i zed  i n  genera l  two-layer networks. The opera t ion  
of t h e  crossover and i t s  d .escr ipt ive symbol a r e  d.e- 
p ic ted  i n  p a r t s  b  and. c  of the  f i g u r e .  
Diode - The DOT equivalent  of an e l e c t r o n i c  diode i s  
a  non-reciprocal  magnetic t ransmission pa th .  A s ing le -  
f i l m  channel conf igura t ion  which permits only un i -  
directional tip propagation is presented jn Figure 5a. 
I! I t s  opera t ion  i s  based upon two e f f e c t s  known a s  t i p  
i t  
s t e e r i n g "  and "wall pinning. The former makes poss ib le  
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Figure 5 DOT magnetic diode (a, b) and its schematic 
representation (c) . 
H i p r e  6 DOT fan -out element (a,  b, c )  and its schematic 
representation (d) . 
the p ~ o p a g a t i o n  of a t i p  ir- channel A p a s t  the opening 
0 without en te r ing  channel B .  Af ter  t h i s  has occurred,  
t h e  second e f f e c t  comes i n t o  play,  and t h e  domain 
I I  
wal l  which now br idges  the opening 0  becomes pinned" 
between P and P I .  Thus, no output  i n t o  channel B 
w i l l  occur a s  shown i n  Figure 5b. The forward d i r -  
e c t ion  of the  diode i s  from B t o  A which i s  an easy 
d i r e c t i o n  of propagation f o r  f i e l d s  exceeding the  
coercive f o r c e  of the narrow channel segment. The 
l a t t e r  value i s  4 oe while the  upper threshold d e t e r -  
mined by t h e  breakdown of the  pinning e f f e c t  i n  t h e  
back d i r e c t i o n  i s  N l O  oe .  Figure 5c i s  the  symbol 
f o r  the DOT diode.  
Fan-Out - Since domain t i p  propagation i s  a  l o s s l e s s  
phenomenon, fan-out from a  s i n g l e  channel i s  essen- 
t i a l l y  unl imi ted .  A simple s t r u c t u r e  which permits 
a  fan-out of two i s  shown i n  Figure 6a .  The minimum 
applied f i e l d  f o r  successfu l  opera t ion  as  i l l u s t r a t e d  
i n  p a r t  b  i s  approximately 3 oe .  I f  the  input  channel 
A i s  terminated and channels B and C a r e  designated 
a s  the input  and output ,  the  element funct ions  a s  
a  corner which enables the d i r e c t i o n  of t i p  propagation 
across  a f i l m  plane to  be reversed .  This mode of 
opera t ion  and the symbol f o r  the  fan-out element a re  
I l l u s t r a t e d  i n  Figure 5c arid 6 d ,  
) - The channei conf igura t ion  f o r  a  
f an - in  element i s  equivalent  t o  t h e  wjred OR case 
i~ e l e c t r o n i c  c i r c u i t s  i . e . ,  a pair of input  channels 
a r e  merely interconnected magnetically with no i s o l a t i o n .  
Figure 7a dep ic t s  t h e  f an - in  (OR g a t e )  which i s  a 
fan-out operated i n  r eve r se .  The threshold f i e l d  
f o r  the  former i s  somewhat l e s s  than 3 oe s ince  t h e  
f an - in  and fan-out e f f e c t s  a r e  not  magnetically 
equ iva len t .  Figure 7b i s  the  symbol r ep resen t ing  
t h e  f an - in  (OR g a t e ) .  
Storage Configuration - I n  the opera t ion  of lrlost Dc!C 
devices and networks, a  d r ive  o r  propagate phase i s  
followed by an e rase  and hold cycle  which r e s e t s  
( e r a s e s )  the  magnetization i n  the  var ious  log ic  
elements and in terconnect ing  channel segments while 
prevent ing erasure  a t  s p e c i f i c  s to rage  l o c a t i o n s .  The 
l a t t e r  e f f e c t  i s  accomplished by energizing hold 
conductors which produce f i e l d s  i n  oppos i t ion  t o  
the  erase  f i e l d  and cancel  the  e f f e c t  of the  l a t t e r .  
Where a  hold conductor i-s forced t o  c ross  channels 
i n  which erasure  must occur,  the  width of the l i n e  
i s  increased to  reduce t h e  e f f e c t i v e  holding f i e l d .  
This condi t ion  occurs throughout the  f i l m  planes 
conta in ing  the  s torage  c e l l s  of an a s s o c i a t i v e  memory 
and i s  e l l u s t r a t e d  i r l  Pig-c11res 8a-c.  P a r t  a  dep ic t s  
. s ,  ~ 
an L I I J - L ~ ~ ~  ~3 ta-Le lirl wliieti ehtznmel U auld b a r e  r e s e t  
Figure  7 DOT fan -in (OR Gate) element (a) and i t s  
schematic representation (b) . 
Figure  8 storage configuration (a, b, c )  and its schematic 
representation (d). 
a n d  ti domain i s  s to red  i ln  segriieni S. Lei  LIS  assvrile 
t h a t  a i i  channels  a r e  switched du r ing  the  succeeding 
d r i v e  c y c l e .  T h i s  new s t a t e  of t h e  magnet izat ion 
i s  given i n  F igu re  8b .  I n  o rde r  t o  r e t u r n  t o  the  
i n i t i a l  s t a t e ,  an e r a s e  and hold c y c l e  must occur 
i n  which t h e  hold i s  e f f e c t i v e  i n  channel  segment 
S a l o n e .  The specially-clia,ped hold l i n e  depicted 
i n  p a r t  c  performs t h i s  f u n c t i o n  when i t  i s  energized 
i n  coincidence wi th  t h e  e r a s e  f i e l d .  F igu re  8 d  
i s  t h e  schematic r e p r e s e n t a t i o n  f o r  s t o r a g e  l o c a t i o n  
S ,  r e g u l a r  channels  A and B and t h e  hold l i n e .  It 
must be emphasized t h a t  i n  s i m i l a r  c o n f i g u r a t i o n s  
i n  s e c t i o n s  4 and 5, t h e  hold l i n e  i s  on ly  e f f e c t i v e  
where i t  i n t e r s e c t s  a channel  des ignated S .  
2 . 2  Wew DOT Elements and Tecllniques 
Although t h e  DOT a l l -magnet ic  l o g i c  elements descr ibed i n  t h e  
I 1  p rev ious  s e c t i o n  form what might be c a l l e d  a complete s e t "  
w i t h  which any memory-logic f u n c t i o n  can be r e a l i z e d ,  t h e  need 
f o r  improved elements wi th  g r e a t e r  l o g i c a l  power has  become 
ev iden t  i n  t he  course  of t h i s  st1,dy program. The problem o f  
op t imiz ing  t h e  s i z e ,  speed and l o g i c  c a p a b i l i t y  of DOT a s -  
s o c i a t i v e  memory c e l l s  has  been t h e  p r i n c i p a l  mot iva t ion  
behind t h e  work e f f o r t  devoted t o  t h e  s tudy  of new l o g i c  
elements and s t o r a g e  and p roces s ing  t echn iques .  I n  t h e  d i s -  
cuss ions  which folloini, the pes- t inent  r e s u l t s  of  t h e s e  s t u d i e s  
i? 
a i  t cLD-;cr:beLi , r l i t  s l & i ; i ~ i f ' i c a n c ~  o f  L i l t  litlw eltlriez~ts aria 
teehnfques which have emerged w i l l  become apparent to t h e  
reader  i n  l a t e r  sec t ions  of t h i s  r e p o r t .  
Punch-Through Di0d.e - The opera t ion  of t h e  DOT t i p  
s t e e r i n g  d.iod.e (Figure 5) has been d.escribed.. A 
punch-through d.iod.e element c o n s i s t s  of t h e  b a s i c  
d.iod.e and. c o n t r o l  conductor a s  shown i n  Figure 9  and. 
schematical ly  i n  gb and. performs t h e  t i p - f i e l d .  AND 
func t ion  required i n  t h e  d.esign of an a s s o c i a t i v e  
memory c e l l  ( see  sec t ion  4 ) .  I n  t h e  opera t ion  of 
the  element, the  presence of a  d.omain t i p  i n  channel 
A and. a  pulse  of f i e l d .  from t h e  cond.uctor causes 
punch-through of a  t i p  i n t o  channel B .  The conductor 
11 t hus  a c t s  t o  ga te"  the  d.iod.e when a  t i p  e n t e r s  v i a  
the  back d . i rec t ion .  This opera t ion  i s  somewhat 
reminiscent  of a  so l id . - s t a t e  s i l i c o n  control led.  
r e c t i f i e r  (SCR). 
The experimental conf igura t ion  u t i l i z e d  i n  the  study 
of t h e  punch-through diode i s  depicted i n  Figure 9a.  
A domain t i p  i s  introduced i n t o  channel A by means 
of t h e  nuc lea te  wire  and propagated t o  C us ing  t h e  
uniformly-applied easy a x i s  f i e l d  HA. When the  t i p  
reaches C t h e  con t ro l  conductor i s  pulsed producing 
an easy a x i s  f i e l d  IIp which, i n  add i t ion  t o  I-IA, causes 
punch-through i r ?  to  channel. U ,  R e a d o u t i s  accomplished 
by means of t h e  pickup loop a t  t h e  end of channel B .  
The upper l i m i t  on Hp i s  designated. H and. i s  the  Pmax 
6 ,  
P i p r e  9 Experimental confiflration used in study of DOT punc k - 
through diode element (a), schematic representation of 
element (b), and operating region ( c ) ,  
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field a t  which spontaneous ndclea t ion  occurs ,  It i s  
determined by inc reas ing  H u n t i l  an output  i s  obtained. P 
with no input  d.omain t i p  i n  channel A .  The lower 
l i m i t  Hpmin i s  the minimum pulse f i e l d .  which causes 
punch through when an input  i s  present  i n  A .  H ~ m a x  
and H ~ m i n  a r e  r e l a t e d  t o  H t h e  diode forward and, A S  
back thresholds  HtB and HpT, and. t h e  nuc lea t ion  f i e l d ,  
HN by t h e  fol lowing expressions:  
H - HN - HA Pmax 
For a  given value of uniform d.rive f i e ld . ,  t h e  range 
and, to le rance  % T on H a r e :  P  
What makes t h i s  element r e l i a b l e  (high $T ) i s  
Hp 
t h e  f a c t  t h a t  t h e  value of H i n  equation ( 6 )  i s  not  
N 
t h e  o v e r a l l  nuclea t ion  f i e l d  i n  a  multi-channel l o g i c  
s t r u c t u r e  nominal ly@l2 oe, but  the nuclea t ion  f i e l d .  
i n  a  channel when t h i s  f i e l d .  i s  produced by a  narrow 
conductor which can exceed 20 oe.  Choosing HA = 8 oe 
with H = 16 oe and W = LO oe i n  equation (6), w e  
N P~ 
ob ta in  a  t h e o r e t i c a l  to lerance  of - i 60% f o r  Hp. 
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Ti?e ~ p e r a ~ t i l i g  reg ion  of  t he  p~rncii-through diode 
element i s  obta ined us ing  equa t ions  ( 2 )  t o  ( A )  and 
the  above v a l u e s .  It i s  dep ic ted  i n  F igu re  g c ,  
An exper imental  stud.y was und.ertaken t o  determine 
the  e f f e c t  of f i l m  composition upon t h e  shape o f  t h e  
o p e r a t i n g  r eg ion  i n  ord.er t o  op t imize  element per -  
f  ormance. F i lm samples con ta in ing  d.iod.es were 
f ab r i ca t ed .  w i t h  NiFeCo magnetic l a y e r s  o f  13, 19  
and. 22% c o b a l t ,  t h e  NiFe r a t i o  ad.justed. f o r  zero 
magne tos t r i c t i on .  A c o n t r o l  cond.uctor p l aced  a c r o s s  
t h e  d.iod.es and. d.riven by a  h igh -cu r r en t  pu l se  gene ra to r  
provided t h e  f i e l d  H p .  The r e s u l t s  a r e  presented.  
i n  F igu re  1 0  f o r  t h e  c r i t i c a l  t h r e s h o l d s  H and. Pmin 
H as def ined p r e v i o u s l y .  R e f e r r i n g  t o  t h e  f i g u r e ,  Pmax 
it i s  seen t h a t  bo th  Hpmin 
and H ~ m a x  i n c r e a s e  w i t h  
t h e  percen tage  c o b a l t  ( t h e  n u c l e a t i o n  and punch-through 
f i e l d s  i n c r e a s e  wi th  t h e  xn i so t ropy  cons t an t  HK 
which i s  r e l a t e d  t o  t h e  c o b a l t  c o n c e n t r a t i o n ) .  The 
most predominant e f f e c t  i s  t h e  sharp  i n c r e a s e  i n  Hpmin 
between 19  and 22% Co which g r e a t l y  reduces  t h e  o p e r a t i n g  
reg ion  of  t h e  l a t t e r .  I n  t he  1 3  and. 19% Co cases ,  
t h e  minimum th re sho lds  a r e  somewhat a l i k e ,  b u t  Hpmax i s  
h ighe r  i n  t h e  l a t t e r .  Thus, from these  curves ,  i t  
appears  t h a t  optimum perforrr~ance of t h e  punch-through 
diode i s  ob ta ined  us ing  a  C i l i n  cornposition con ta in ing  
19$ c o b a l t .  The u s e  of t h i s  e le i i i e i i -L~~?  the word 
s e l e c t i o n  network and. s e v e r a l  s t o r a g e  c e l l  c o n f i g u r a t i o n s  
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i s  described i n  sec t ions  3 and 4. 
Punch-TjLrough Trans fe r  - The film-film t r a n s f e r  
- 
elements required i n  memory c e l l s  r ea l i zed  us ing  
a  super-imposed f i l m  s t r u c t u r e  s i g n i f i c a n t l y  a f f e c t  
the  s i z e  of these  l o g i c  networks. As described pre-  
viously,  t h e  t r a n s f e r  elements a r e  .O25 inches i n  
length  and .008 inches i n  width.  Smaller conf igura t ions  
can be u t i l i z e d ,  but only a t  t h e  expense of o v e r a l l  
network to le rance  s ince  l a r g e r  applied f i e l d s  a r e  tllen 
necessary f o r  proper information t r a n s f e r .  
A new l o g i c  element has  been conceived. which v i r t u a l l y  
e l iminates  f i lm- f i lm t r a n s f e r  channels of the above 
type i n  memory-logic networks containing t h e  punch- 
I f  through d.iod.e. The s t r u c t u r e  i s  cal led,  a  punch- 
through t r a n s f e r "  and. i s  i l l u s t r a t e d ,  i n  Figures  l l a  
and. b .  I t  c o n s i s t s  of a  DOT d.iod.e and. a  narrow 
( .0015 inch)  channel i n  a  superimposed. f i l m  which 
overlaps t h e  shortened. output  channel of t h e  di0d.e. 
Y'he con t ro l  conductor which provid.es the  punch-through 
f i e l d  a l s o  prod.uces the  add.itiona1 f i e l d .  required. 
f o r  t r a n s f e r  from the  narrow output  channel of the  
di0d.e i n t o  the  overlying channel segment s ince  i t  
crosses  both t h e  diode opening 0 and t r a n s f e r  region 
T .  Using the  experimental resi~l-t  that the field for 
transf e r  between o- i~er . l apped  , OOIS inch channel F i .12 
hd6 ~ ; r ,  and ,'cht f ac i -'cha-L a n e t  fi-eld (fiA i lip) M ) 10 
Figure 11 DOT punch -through t ransfer  element (a) 
and i t s  schematic representation ( b ) .  
F t-re 12 Standard DOT AND Gate,  Figure 13 Channel con f ip sa t i on  of 
sma l l  DOT AND G a t e ,  
i s  applied t o  tlie diode f o r  punch-through, i t  i s  
apparent t h a t  t r a n s f e r  i n t o  channel A w i l l  occur 
w h ~ n  t h e  c o n t r o l  conductor i s  energ ized .  Thus, two 
l o g i c a l  ope ra t ions  a r e  p o s s i b l e  wi th  an element no 
l a r g e r  than a d iode .  The reduct ion  i n  memory c e l l  
s i z e  p o s s i b l e  wi th  t h i s  element i s  i l l u s t r a t e d  i n  
s e c t i o n  4 (Basic  Memory Cel l  S t r u c t u r e s ) .  
Small DOT AND Gate - The stand.ard. method. of performing 
an AND ope ra t ion  us ing  DOT l o g i c  i s  d.epicted. schemati-  
c a l l y  i n  F igure  1 2 .  To o b t a i n  t h e  c o r r e c t  ou tput ,  
i npu t  B must e n t e r  t he  network before  A i n  ord.er t h a t  
an i n h i b i t  occurs  a t  G pe rmi t t ing  A t o  pass through 1 
G . Although t h i s  network i s  simple i n  design and. 
2 
func t ions  r e l i a b l y ,  i t  occupies  an a r e a  .080 inches  
by .015 inches ,  which i s  r a t h e r  l a r g e  i n  comparison 
t o  the  b a s i c  l o g i c  elements, i . e . ,  i n h i b i t  ga t e ,  
fan-out ,  diod.e, e t c .  Smaller AND g a t e s  u t i l i z i n g  
t h e  s t r a y  fie1d.s from two domain t i p s  t o  cause 
nuc lea t ion  i n  a  th i rd .  channel have been stud.ied,  b u t  
t h e i r  o p e r a t i n g  margins a r e  no t  s u f f i c i e n t  t o  meet 
p resen t  DOT memory-logic net,work requirements .  
An extremely smal l  AND ga te  has  been inves t iga ted  
f o r  poss ib l e  use  i n  memory c e l l s  and a r r a y .  The two- 
l a y e r  element i s  i l l u s t r a t e d  i n  l l i gu re  1 3  and con- 
s i s t s  o f  a D01' d i o d e  and superirriposed gate channel 
Pi. i t s  ope ra t ioE  i s  a~ialogous LO t h c  i j v~n~ ' i i - ih~~o~1g1~  
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elerner~t ,  i n  t h i s  casc, t h?  punch-through f i e l d  be ing  
suppl ied by a  domain t i p  i n  A ,  InformaLion i n  channel  
B a lone  w i l l  no t  produce an ou tpu t  i n  C ( d iode  e f f e c t ) ,  
and A a lone  w i l l  n o t  t r a n s f e r  i n t o  C . When domains 
a r e  p re sen t  i n  bo th  channels ,  t h e  s t r a y  f i e l d  from 
t h e  g a t e  channel  w i l l  cause punch-through i n t o  C 
and an o u t p u t .  
AND g a t e s  of t h i s  type  have been tes ted .  t o  f i nd ,  t h e  
optimum p o s i t i o n  of t h e  g a t e  cha.nne1. A maximum 
o p e r a t i n g  margin of 3 oe  was achieved,  the  p r i n c i p a l  
source  of f a i l u r e  be ing  unwanted. t r a n s f e r  from t h e  
g a t e  t o  t h e  ou tpu t  channel .  A red.uction i n  t h e  
e f f e c t i v e  g a t e  i n t e r a c t i o n  f i e l d .  r e s u l t s  when i t  i s  
posi t ioned.  t o  avoid, t h i s  type of e r r o r .  Other channel  
con f igu ra t ions  u s i n g  t h i s  punch-through technique  
t o  r e a l i z e  t h e  AND f u n c t i o n  a r e  p o s s i b l e  and a worth- 
whi le  s u b j e c t  f o r  f u t u r e  i n v e s t i g a t i o n .  
Two-Input I n h i b i t  Gate - A n a t u r a l  ex tens ion  of  t h e  
h a t c h e t  type i n h i b i t  g a t e  i s  t he  channel  s t r u c t u r e  
i l l u s t r a t e d  i n  F igu res  14a and l 4 b .  The s tudy  of 
memory c e l l  des igns  has  shown t h e  need f o r  a g a t e  wi th  
e n t r i e s  3n e i t h e r  s i d e  of t h e  main channel .  For such 
purposes,  t he  two i n p u t  channels  must be i s o l a t e d .  
This  i s  accomplished by adding diodes  as  dep ic ted  
schemat ica l ly  i n  F igu re  14c. Two-input g a t e s  of t h i s  
type have been opera ted  s u c c e s s f u l l y  wi th  no l o s s  i n  
F i m r e  14 DOT Two-input inhibit gate (a) and i t s  
schematic  representat ions (b, c).  
tolerance 8,s cornpaxed to  the  b a s i c  ga te  The Ccrmer 
i s  incorporated i n  the  output-on-rnaJi;ch meinory c e l l  
described i n  sec t ion  4 .3 .  
DOT Galvanomagnetic Transfer  Technique - The u s e  of 
galvanomagnetic e f f e c t s  f o r  t h e  rapid. t r a n s f e r  of i n -  
formation between widely separated, loca t ions  on the  
same o r  d . i f f e ren t  f i l m  planes was d.escribed. i n  t h e  
proposal2 f o r  t h e  program. Figure  15 i l l u s t r a t e s  
t h e  manner i n  which two channels A and. D a r e  i n t e r -  
connected. by means of t h e  planar-Hall  element. A 
d.omain i s  introd.uced, i n  channel C a s  p a r t  of t h e  normal 
d.rive cycle  by t h e  nuclea te  wi re .  This t i p  i s  stopped. 
a t  P d.ue t o  t h e  increased. c o e r c i v i t y  of the  necked.- 
d.own channel segment. An output  from t h e  Ha l l  e f f e c t  
element v i a  T occurs  i f  a t i p  i s  present  i n  channel 
A when cond,uctor H i s  energized. with a pulse of 
c u r r e n t .  This  output i s  used. to  prod.uce a f i e l d .  which 
f o r c e s  t h e  t i p  i n  C through t h e  c o n s t r i c t i o n  a t  P 
so t h a t  i t  appears a t  D .  The c o n t r o l  element output  
conductor T i s  d . i rec t ly  above narrow channel segment 
P a s  shown i n  t h e  f i g u r e .  
While complete s t r u c t u r e s  of the  type shown i n  Figure  
I5 have not  been implemented, an experiment was per-  
formed us ing  an i s o l a t e d  planar-Hall  element to d e t e r -  
mine f e a s i b i l i t y  of the  aforementioned scheme. 
I n  t h i s  case,  t h e  necked-down channel segment P 
Figure 15 Channel and conductor configuration for galvano - 
magnetic mansfer element.  
( s e e  Figure 15)  was replaced b y  a Dlocking conductor 
which, when energized, produced a  f i e l d  HBL i n h i b i t i n g  
t i p  propagation. The experimental conf igura t ion  
i s  presented. i n  Figure 16a .  It i s  seen t h a t  a  boos t ing  
l i n e  d.riven by t h e  output  of an i so la ted .  planar-Hall  
(PH) element i s  posit ioned, above the  blocking l i n e .  
When the s t a t e  of the  magnetization % i n  t h e  PH element 
i s  such t h a t  IpH = 
'p~rnin J the  f i e l d .  produced. by t h e  
boo s t i n g  l i n e  HBO - HBOmin 
< H~~ and, a  t i p  en te r ing  
channel A w i l l  come t o  r e s t  a s  shown i n  t h e  f i g u r e .  This 
magnetic s t a t e  w i l l  be known a s  = 0. I f  i s  or iented.  
- 
such t h a t  IpH = IpHmax(M = l) ,  HBO 'HBOmax and HBOmax> H ~ ~ *  
Thus, the  e f f e c t  of the blocking f i e l d ,  i s  cancelled, and 
t h e  input  t i p  propagates t o  B .  Figures  16 b, c ,  d, and. e  
show t h e  b i p o l a r  t i p  read.out s i g n a l s  and. IpH f o r  the  s i t -  
ua t ions  ind.icated.. The p o s i t i v e  and. negat ive  s i g n a l s  cor-  
respond, t o  the  input  d.omain t i p  a s  i t  e n t e r s  and, leaves  t h e  
v i c i n i t y  of t h e  c o n t r o l  conductors r e s p e c t i v e l y .  
Ad.ditiona1 study of galvanomagnetic t r a n s f e r  elements 
i s  requi red .  I n  the  above experiment, an input cu r ren t  
pulse  I t o  the  planar-Hall  element of 4 amperes was 
required t o  ob ta in  an output  cu r ren t  of only 27ma. 
Techniques must, t he re fo re ,  be developed t o  improve 
11 the t r a n s f e r "  c h a r a c t e r i s t i c  IpHmax /I of planar-Hall  
* 1 e l ~ l n e n  ts, p a r t  Lcii? ar ly  ~ n o r , e  u s i n g  ckiamneleci magnett- 
P H  ELEMENT 
Figure I h  Experimental  configuration i ~ s e d  in  sri:dy of gal - i 
vanomagnetic transfer technique (a) and readout 
signals (b,  c ,  d ,  e )  - ( see  text) .  
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zazion which, i n  previous experimental s t u d i e s ,  have 
y e i i d e d  ii rnaxirnurn of 5 .6  mv/ampere. Among those 
f a c t o r s  t o  be considered a r e  t h e  e l ec t rode  conf igura t ion ,  
channel width and angle  and element i s o l a t i o n .  The 
l a t t e r  involves photo e tching  s l i t s  i n  t h e  magnetic 
f i l m  around the  PH element t o  d i r e c t  t h e  flow of inpu t  
cu r ren t  across  t h e  readout channel.  
2 . 3  DOT Readout Techniques 
R e l i a b l e  readout of information from a propagation channel 
i s  e s s e n t i a l  t o  the  success of the  DOT technique a s  a  means 
f o r  r e a l i z i n g  complex memory-logic func t ions .  A t  p resen t ,  
two tehcniques a r e  u t i l i z e d  f o r  de tec t ing  the  presence of 
an information-bearing domain of reversed magnetization. The 
f i r s t  method involves induc t ive ly  sensing the  s i g n a l  from a 
propagating domain t i p  and y i e l d s  an output of t h e  o rde r  of 
50-100 pv  per t u r n  of pickup loop and readout channel.  The 
second c l a s s  of readout elements u t i l i z e s  galvanomagnetic 
e f f e c t s ,  magnetc,resistance and planar-Hall ,  which a r e  capable 
of producing output  s ignals  of seve ra l  m i l l i v o l t s .  I n  t h i s  
case,  an angular d i f f e rence ,  approaching go0, between t h e  
switched and unswitched s t a t e s  of t h e  magnetization wi th in  t h e  
output  channel i s  r equ i red .  This d i f f e rence  i s  a  r e s u l t  of  
the  shape anisotropy and can, t h e r e f o r e ,  be cont ro l led  by 
t h e  channel width and o r i - en t a t i on  
I n d u c t i  ~e R ~ a d o u t  - The basic auvantage o f f  erea  by  
the  induc t ive  readout  sch~rne i s  t h e  s in lp l i c i ty  of 
f a b r i c a t i n g  pLckup loops .  These photo-etched conductors 
a r e  normally contained i n  a  wi r ing  p a t t e r n  which i n -  
c ludes  nuc lea t e ,  hold and punch-through c o n t r o l  con- 
duc tors  upon which i s  placed the  DOT memory-logic 
f i l m  p lane .  A p r i n c i p a l  l i m i t a t i o n  of t h i s  technique 
i s  s i g n a l  amplitude.  The u s e  of mul t ip l e  readout  
channels and m u l t i t u r n  pickup loops can s i g n i f i c a n t l y  
i n c r e a s e  t h e  output  s i g n a l ,  bu t  only a t  t h e  expense 
of network o r  memory c e l l  s i z e  and speed.  Furthermore, 
a  mul t i t u rn  sense loop of t h e  type i l l u s t r a t e d  i n  
F igure  l 7 a  i s  n o t  convenient ly  f a b r i c a t e d  s i n c e  a  
connection t o  t h e  c e n t e r  pad i s  r e q u i r e d .  An "equi-  
v a l e n t "  conf igu ra t ion  (same number of t u r n s )  with  
both c o i l  connectors i n  t h e  same l a y e r  i s  shown i n  
F igure  l 7 b .  The increased  c o i l  a r ea ,  however, r e s u l t s  
i n  l a r g e r  no i se  s i g n a l s  (component due t o  turn-on 
of d r i v e  and c o n t r o l  f i e l d s )  which, i n  many cases ,  
mask t h e  inf  ormat ion-bearing o u t p u t .  
Recently,  s i g n i f i c a n t  progress  has  been made i n  t h e  
developemnt of m u l t i t u r n  induc t ive  pickup conf igu ra t ion  
which makes use  of a plated- through ho le  t o  i n t e r -  
connect matchiing loops ]?l10t0 etched on botli s i d e s  
of' a c o l l t r ~ l  ; fonduc to~  sub st^ a t e ,  F igu re  ?id i l l u s t r a t e s  
l p o i l i  l i t  1001~s i o c a  l , iorr  01 L ~ I  t i;; ,?,Lea -ii?rougll 
0, 
Figu re  17 Multiturn pickup loops. 
M u l t i t u r n  pickup loops employing plate -tlirough 
hole, 
hole  and Lhe output terminals  a and b. Tlie f a b r i c a t i o n  
' c z c l l ~ ~ i q u t  f o r  m a k i n g  contac t  between l a y e r s  iuithout 
shor t ing  the  var ious tu rns  i s  qu i t e  ted ious ,  and accu-  
r a t e  r e g i s t r a t i o n  techniques a r e  r equ i red .  Sample 
pickup loops have been fab r i ca ted  which were continuous,  
thereby demonstrating the  f e a s i b i l i t y  of t h e  technique. 
I n  a c t u a l  opera t ion  a s  t h e  readout element of a  DOT 
device,  a th ree - tu rn  loop p a i r  posi t ioned over a  
s i n g l e  readout channel produced a  s i g n a l  four  times 
l a r g e r  than normally obtained with a  s i n g l e  t u r n .  Although 
the re  a r e  s i x  tu rns  i n  t h e  loop p a i r ,  t he  con t r ibu t ion  
from the bottom conductors was diminished by the  f i l m  
conductor spacing which was approximately .004 i nches .  
I n  add i t ion ,  the re  i s  some s i g n a l  spreading due t~ 
the  spacing between adjacent  t u r n s .  Thus, the  observed 
one-third reduct ion i n  s i g n a l  s t r e n g t h  from a  poss ib le  
6v t o  4V, where V i s  the  s ing le - tu rn  output ,  i s  to  
be expected. 
Addit ional  experimental s t u d i e s  were performed t o  
optimize t h e  channel readout s i g n a l  us ing  the induct ive  
pickup scheme. F i r s t l y ,  s i n g l e  tu rn  loops were 
employed i n  sensing propagating domain t i p s  i n  channels 
of varying widths.  Since t h e  output  s i g n a l  V i s  r e l a t e d  
to  the  channel f l u x  a( by V = B @ / d t ,  an increase  i n  
channel width IG directly a f f e c t s  (if and hence V. 
T'vr t n c r m o r ~ ,  t h c  1 / ~ t f i " e  k t o r  i, p r o p o r t i o r l a 1  l o  L ' r l t  
doi-lain t i p  propagation v e l o c i t y  V t  which from equation 
1 /3 (1) v a r i e s  a s  ( W ) -  f o r  a  given value of' a,pplied 
f i e l d .  H A .  Hence, V & ( W ) ~ ' * .  Thus, i f  Vs i s  t h e  
s i g n a l  obtained from a  .003 inch channel, one would. 
expect a  -009 inch channel to  produce a  read.out of 
&5V1. This ( W )  3'2 behaviour of the  channel output  
was v e r i f i e d  experimentally and. a  s i g n a l  of 100 ,uv 
* 
obtained from a  s i n g l e  .008 inch channel i n  a  1500 A ,  
19% cobal t  f i l m  f o r  a  genera l  d r ive  f i e l d  HA of 8 oe .  
While s i g n i f i c a n t l y  l a r g e r  channel outputs  can be 
obtained. by f u r t h e r  inc reas ing  channel wid.th and. d r i v e  
f i e ld . ,  a  read.out s t r u c t u r e  cons i s t ing  of two ,009 inch  
channels a s  shown i n  f i g u r e  45a appears t o  be optimum 
without a f f e c t i n g  memory c e l l  s i z e .  Furthermore, 
a  genera l  d.rive f i e l d .  of 8 oe i s  the  nominal opera t ing  
poin t  f o r  DOT memory-logic networks. 
The opt imizat ion of mul l i tu rn  pickup loop geometry 
was a l so  considered.  Three, four  and s ix - tu rn  loop 
p a i r s  were f ab r i ca ted  on t h i n  ( .0025" core )  epoxy 
laminates  us ing  f i n e  l i n e  etching techniques.  The 
t h r e e  conf igura t ions  were t e s t ed  us ing  a  s i n g l e  readout 
channel with the  fol lowing r e s u l t s :  The four  tu rn  
loop produced a  s i g n a l  30% l a r g e r  than the  t h r e e  
tlilrn loop p a i r  1rrhi l e  a n  a d d ?  t i o n a ?  Tncrease of only 
35% was achieved with the s i x  tu rn  loop p a i r ,  ?'he 
d e v i a t i o n s  from the  t h e o r e t i c a l l y  expected a n ~ p l i t u d e  
i n c r e a s e s ,  i n  p a r t i c u l a r  50% from f o u r  t o  s i x  t u r n s ,  
i s  a r e s u l t  of  t h e  loop width which i n c r ~ a s e s  d i r e c t l y  
w i th  t h e  number of t u r n s .  S i g n a l  sp read ing  r e s u l t s  
and t h e  peak ampl i tude i n c r e a s e s  a t  a  dec reas ing  r a t e .  
With l o ~ p  l i n e  wid ths  and spac ings  equa l  t o  .002 
i nches ,  we o b t a i n  t o t a l  loop  w i d t h s  f o r  t h e  t h r e e ,  
f o u r  and s i x - t u r n  c o n f i g u r a t i o n s  of .010, .014 and 
.022 i nches  r e s p e c t i v e l y .  Given t h a t  t h e  l e n g t h  of  
a  p ropaga t ing  domain t i p  i s  approximately  .020 i nches ,  
one would expec t  t h e  i n c r e a s e  i n  s i g n a l  sp read ing  o r  
s i g n a l  width  per  t u r n  of pickup loop t o  be  c o n s t a n t  
a s  t h e  number of  t u r n s  exceeds s i x .  I n  o t h e r  words, 
an i n c r e a s e  i n  t h e  number of t u r n s  i n  a  m u l t i t u r n  
loop  above s i x  w i l l  n o t  produce a  s i g n a l  of  s i g n i f i -  
c a n t l y  l a r g e r  ampl i tude .  S ince  loop  r e s i s t a n c e  i s  
d i r e c t l y  p r o p o r t i o n a l  t o  t h e  number of t u r n s ,  t h e  
advantage of a  s i x  t u r n  loop  over  a  f o u r  t u r n  geometry 
i s  q u e s t i o n a b l e .  For  p r e s e n t  purposes then ,  we w i l l  
cons ide r  a f o u r  t u r n  loop  p a i r  a s  optimum. Geometries 
u t i l i z i n g  sma l l e r  l i n e  widths  and spac ings  w i l l  n o t  
be considered a s  a  r e s u l t  of t h e  f a b r i c a t i o n  problems 
t h e s e  would c r e a t e .  
I n  summary, a  c o n f i g u r a t i o n  of two .009 i nch  channels  
and a  f o u r  t u r n  pickup loop  p a i r  employing the  p l a t ed  
through k ) o l ~  t ~ c i ? n i q u e  p r c e [ i t i ~  ;/, apgears  t o  b e  optiiriurn 
f o r  achieving c e l l  readout .  A peak output  s i g n a l  of 
one m i l l i v o l t  f o r  a  durat ion of .5 pcec  would be 
obtained under these  condi t ions .  
The use  of plated-through mul t i tu rn  pickup loops as  
the  b i t  s l i c e  sense l i n e  i n  an a s s o c i a t i v e  memory 
a r r a y  poses somewhat of a  problem. With t y p i c a l  loop 
r e s i s t a n c e s  being 1 ohm, a  t o t a l  sense l i n e  r e s i s t a n c e  
exceeding 100 ohms could be expected. Sense ampl i f i e r s  
w i t h  a  high input  impedance would then be requi red  t o  
avoid l o s i n g  the  e n t i r e  s i g n a l  i n  the  l i n e  i t s e l f .  
For example, i f  t he  input  impedance was 100 ohms, 
only 50 percent  of the  pickup s i g n a l  o r  approximately 
.5  m i l l i v o l t  would appear a t  t h e  ampl i f i e r  inpu t .  A 
more s u i t a b l e  impedance value would be 1000 ohms f o r  
i n  t h i s  case only 10 percent  of t h e  s i g n a l  i s  l o s t  
i n  the  sense l i n e .  The sense ampl i f i e r  requirements 
could then be r e a d i l y  s a t i s f i e d  by a  Fa i rch i ld  pA733, 
a  wide band, d i f f e r e n t i a l  ampl i f i e r  with a  gain of 
200 when i t s  input  impedance i s  adjusted to  1000 
ohms. This f i r s t  s tage  of t h e  sense ampl i f ie r  i s  
normally followed by a  d i f f e r e n t i a l  vol tage  comparator 
such a s  the /&7lO whi ch produces a  3 v o l t  output when 
t h e  input  exceeds t h e  p r e s e t  threshold of A J l O O  m i l l i v o l t s .  
The output  of the  pA710 i s  then strobed a t  t h e  time 
the  domain t i p  s igna l  appears a n d  the final output  
information s tored i n  a  f l i p - f l o p .  
Galvanomagnetic 'Techniques - The conf igura t io r l s  of 
-- 
DOT planar-Hal 1 eCf e c t  and magnetores is tance readout  
el zments a r e  depicted i n  F igu re  1 9 .  F a b r i c a t i o n  of 
t h e s e  elements r e q u i r e s  photo-etching copper e l e c t r o d e s  
a t o  f  on t h e  f i l m  element around t h e  ou tpu t  channe l .  
The l e a d - i n  conductors (nc t shown i n  t h e  f i g u r e )  
a r e  formed i n  a  s i m i l a r  manner and i n s u l a t e d  from t h e  
magnetic f i l m  by a l a y e r  of photo r e s i s t .  R e f e r r i n g  
t o  f i g u r e  19, i t  i s  seen t h a t  i s o l a t i o n  s l i t s  a r e  
l oca t ed  around t h e  e l e c t r o d e s  t o  a s s u r e  t h a t  a l l  
of t he  i n p u t  c u r r e n t  passes  through t h e  a c t i v e  a r e a  
of t he  ou tpu t  channel  (between e l e c t r o d e s  a  and b  
i n  t he  p lanar -Hal l  element, c  and f  i n  t h e  magneto- 
r e s i s t a n c e  e l emen t ) .  
A number of  DOT readout  elements u s i n g  the  p l ana r -Ha l l  
e f f e c t  and magnetores is tance have been f a b r i c a t e d  
and t e s t e d .  F igu re  20a i s  a photograph of a p l ana r -Ha l l  
element pos i t i oned  above t h e  ou tpu t  channel  of a  DOT z i g -  
zag dev ice .  No i s o l a t i o n  s l i t s  were u t i l i z e d  i n  t h i s  
c a s e .  P a r t  b of F igu re  20 d e p i c t s  t h e  change i n  o u t p u t  
v o l t a g e  produced a s  t h e  t i p  p ropaga t ing  down t h e  z ig-zag  
channel  e n t e r s  t h e  ou tpu t  channe l .  Add i t i ona l  r e s u l t s  
ob ta ined  u s i n g  galvanomagnetic readout  elements a r e  
summarized i n  Thble I .  I n  t h e  case  of t h e  p lanar -Hal l  
element,  t h e  e f f e c t  of d i s p l a c i n g  c v r r c n t  e l e c t r o d e s  o f f -  
c e n t e r  toward one 01' tfie v o l t a g e  e l e c t ~ o d e s  was examined. 
ISOLATION S L I T  
( a  1 
planar l l a l l  cffcc.1 
F igurs 19 Configuration of DOT -g~llvanomubmetic rcatlout elcnlenls . 
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Figure 20 a) Planar Hail effect readout element 
b) Output f rom DOT - p l a n a r  Hal l  effect readout 
elernenr w ~ t h o ~ i t  ~ s o l a t l o n  s tit 
' V e r r ~ c a l  scale: - 2rnv%clilv 
h p u t  current to readout e lement  = 400 m a  

For t h e  magnetores i s tance  element,  d i f f e r e n t  zng le s  
@ ( s e e  F igu re  l g b )  were i n v e s t i g a t e d .  The e f f e c t  
of i s o l a t i o n  s l i t s  was a l s o  cons idered .  
The r e s u l t s  presented i n  Table  I i n d i c a t e ,  very  c l e a r l y ,  
t h e  improved ou tpu t  made p o s s i b l e  by p a r t i a l l y  i s o l a t i n g  
t h e  readout  e lements .  P lanar -Hal l  elements a r e  seen 
t o  yie ld .  a lower ou tpu t  s i g n a l  i n  t h e  o f f - c e n t e r  
c o n f i g u r a t i o n ,  whi le  t h e  magnetores is tance elements 
produce l a r g e r  s i g n a l s  w i th  @ = 1 5 O  a s  compared t o  
@ - 45'. Although somewhat lower o u t p u t s  were ob ta ined  
wi th  t h e  magnetoresist ,ance e f f e c t ,  c r i t i c a l  p o s i t i o n i n g  
of  t h e  e l e c t r o d e s  i s  n o t  r e q u i r e d .  
R e f e r r i n g  t o  f i g u r e  19, i t  i s  seen t h a t  t h e  element 
e 1 e c t r o d . e ~  a and, b  a r e  symmetr ical ly  l oca t ed  about t h e  
dotted.  l i n e  through e l e c t r o d e s  c  and. d. and. v i c e  v e r s a  
f o r  t h e  p o s i t i o n i n g  of  c  and d. wi th  r e s p e c t  t o  a and. b .  
I! I n  t h i s  manner, t h e  e f f e c t  of l eakage"  c u r r e n t s  
between e l e c t r o d e s  a  and, c  and. a  and d. should, be  
minimized whi le  t he  t r a n s v e r s e  e l e c t r i c  f i e l d .  between 
c  and, d generated.  by t h e  i n t e v a c t i o n  of t h e  i n p u t  c u r r e n t  
and, channel  magnet iza t ion  produces t h e  p r i n c i p a l  ou tpu t  
s i g n a l .  Eva lua t ion  of exper imental  plana,r  H a l l  elements 
of t h i s  type has  shown t h a t  t h i s  i s  n o t  t he  ca se  and 
1 1  t h a t  an unbalance i n  l eakage"  c u r r e n t s  e x i s t s  which 
produces an o f f s e t  v o l t a g e ,  T h i s  o f f s e t  v o l t a g e  may 
be an o r d e r  of magnitude l a r g e r  than  the change i n  
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p l a i i a r  :la11 output resulting Cron a rev~rsai oi' the 
magnetization i n  tihe readout charlnel. 
The in terconnect ion  of a  l a r g e  number of planar  H a l l  
elements, say 1000, i n  s e r i e s  compounds t h e  problem 
of o f f s e t  vo l t age .  I f  the  l a t t e r  i s  i d e n t i c a l  i n  a l l  
elements, t h e  t o t a l  o f f s e t  vol tage  would be t h r e e  
o rde r s  of magnitude g r e a t e r  than t h e  channel output  
s i g n a l .  This condi t ion would n e c e s s i t a t e  the  use of 
an A.C. coupled sense ampl i f i e r  which e s s e n t i a l l y  
d i f f e r e n t i a t e s  t h e  p lanar  H a l l  ou tput  vol tage  and 
a s  such i s  unaffected by t h e  o f f s e t  vo l t age .  Thus, 
the  v a r i a t i o n  i n  o f f s e t  from sense l i n e  t o  sense l i n e  
would pose no a d d i t i o n a l  problems f o r  t h e  sense 
ampl i f ie r  des igner .  The major design cons idera t ion  i s  
the  time constant  of t h e  sense ampl i f i e r  coupling 
network. Since t h e  planar  H a l l  input  c u r r e n t ,  of 
the  order  of one ampere, must be pulsed t o  avoid 
element overheat ing and burnout, t he  input  t o  the  
coupling network w i l l  swing from ground l e v e l  t o  t h e  
o f f s e t  vol tage  and a  l a r g e  vol tage  spike w i l l  appear 
a t  the input  t o  the  sense a m p l i f i e r .  The aforementioned 
time cons tant  must be shor t  enough t o  allow the  ampli- 
f i e r  t o  recover from t h i s  noise  sp ike  i n  time t o  sample 
i h e  change in Hall gutput  during readout time, b v t  
- l o n g  enough to p r ~ v e n t  att~nua'tion of a vol tage  change 
if it occurs .  The e a r l i e r  the planar  H a l l  input  
cur ren t  i s  turned on with r e s p e c t  t o  readout ,  the  
l e s s  c r i t i c a l  the  choice of time c o n s t a n t ,  Eowever, 
i l l  t h i s  case  the  readorit elements w i l l  have Lo 
d i s s i p a t e  more h e a t  and burnout w i l l  become a  con- 
s i d e r a t i o n .  
A complete stud.y of t h i s  problem was not  consid.ered. 
wi th in  t h e  scope of t h i s  program. The s o l u t i o n  t o  
the  o f f s e t  vo l t age  problem l i e s  mainly i n  t h e  d.eve- 
lopment of f a b r i c a t i o n  techniques t o  which l i t t l e  
e f f o r t  could. be d.evoted. The f e a s i b i l i t y  of u s i n g  
the  p lanar  H a l l  e f f e c t  t o  o b t a i n  d.omain t i p  readout  
has  been d.emonstrated, bu t  i t s  u s e  i n  an a s s o c i a t i v e  
memory i s  i m p r a c t i c a l  a t  t h i s  t ime.  Extensive element 
op t imiza t ion  and. f a b r i c a t i o n  s tud. ies  must be performed. 
before  one can weigh t h e  advantages of t h i s  technique 
a g a i n s t  t h e  complexi t ies  of f i l m  element f a b r i c a t i o n  
which would, be incu r red .  
Experiments were a l s o  performed. t o  determine i f  magneto- 
r e s i s t a n c e  readout  elements behave i n  accordance with  
the  t h e o r e t i c a l  expression f o r  t h e i r  ope ra t ion .  This 
r e l a t i o n s h i p  i s  given by 
2 cos ( @  
where (e) i s  t h e  magnetoresistance c o e f f i c i e n t ,  p / ~  
P 
i s  the  r~si ; tanc.a /sauau.e  of' f - i l w ,  ri i 5 a gcowiefrical 
C s c t o r ,  and a ~ g l e s  Q and @ a r e  d ~ f i n e d  i n  Figure 
19b. No i s o l a t i o n  slits were used i n  the t e s t  elements.  
0 
Typical 13% Co, 1500 A f i l m  planes containing readout 
elements with varying e lec t rode  angles  8 and @ = 30° 
were prepared by vapor depos i t ion  i n  the  u s u a l  manner. 
Evaluat ion was performed on the  DOT A C  t e s t  bench wi th  
f i e l d s  appl ied a t  45' t o  the  easy a x i s .  The r e s u l t s  
of these experiments a r e  shown i n  Figure 21, i n  which 
t h e  s i g n a l  ou t  i n  MV/amp i s  p l o t t e d  as  a  func t ion  of 
e l ec t rode  angle  8 .  The dotted l i n e  r ep resen t s  t h e  
equation f o r  A R  normalized f o r  comparison with the  
experimental  d a t a .  I t  i s  seen t h a t  the  da ta  i s  i n  
good agreement with equation ( 7 )  . A maximum b R  
occurs f o r  8 = 105' and a  zero value f o r  8 = 750. The 
d i f fe rence  between t h e  curves i s  a t t r i b u t e d  t o  the  f a c t  
t h a t  t h e  magnetization wi th in  t h e  output channel i n  
t h e  "1" s t a t e  does no t  l i e  a t  60' (2g) t o  the  easy 
a x i s .  It i s  reasonable t o  assume t h a t  2@ i s  l e s s  
than 60'--let u s  say boo--which would y ie ld  AR = 0 
0 f o r  70'. The experimental r e s u l t  of 8 = 75 f o r  the  
zero poin t  v e r i f i e s  t h i s  assumption. 
The problem of o f f s e t  vol tage  i n  t h e  planar  H a l l  readout 
element which r e s u l t  from an unbalance i n  leakage 
cur ren t s  occurs i n  a  magnetoresistance element although 
t h e  mechx~icm i s  somewhat d i f f e r e n t .  Ln the  l a t t e r  
case ,  an output  vol tage  appears across  t h e  sense l i n e  






A R = K [ C O S ~ ~  - COS*(@- + 60011 
(EQUATION 2 3 )  
EXPERIMENTAL RESULTSo 
0 
F i g u r e  2 1  Output f r o m  M a g n e t o r e s i s t a n c e  Readout  Elenlent  a s  a  
Funct ion  of E l e c t r o d e  Angle CI . V,, , - V u x %  is the  d i f f e ren  
in s igna l  f r o m  switched and unsufltci,eci output  channe l* .  
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terminals  equa l  to the input current times t,he sum of 
the  sense l i n e  and element r e s i s t a n c e s .  When many 
elements a r e  interconnected i n  s e r i e s ,  t h e  t o t a l  
r e s i s t a n c e  i s  e s s e n t i a l l y  d . i r ec t ly  propor t ional  to  
the  number of read.out elements and. the  o f f s e t  vol tage  
- f a r i e s  accord.ingly. Since t h e  element r e s i s t a n c e  
can never be zero,  an o f f  s e t  vo l t age  w i l l  always r e s u l t .  
On t h e  o t h e r  hand., t h e  p lanar  H a l l  o f f s e t  can be 
minimized. and. poss ib ly  eliminated. by proper p o s i t i o n i n g  
of element e l ec t rodes .  
If the  magnetoresistance read.out elements were employed. 
i n  a  brid.ge conf igura t ion ,  a  n u l l  cond.ition could. be 
11 obtained. f o r  a  0" memory c e l l  read.out and a  p o s i t i v e  
I I  
o r  negat ive  vol tage  obtained. for. a  1" ou tpu t .  I n  
t h i s  case,  the  v a r i a t i o n  i n  element r e s i s t a n c e  d.ue 
t o  t h e  v a r i a t i o n  i n  e1ectrod.e-film contact  r e s i s t a n c e  
from element t o  element would. r e q u i r e  t h a t  the  brid.ge 
incorpora t ing  each sense l i n e  be ind.ivid.ually nulled.. 
For t h i s  reason and. those d.escribed. previously i n  
conjunction with t h e  planar  H a l l  elements, i t  i s  
believed. t h a t  t h e  use of  magnetoresistance as  a  read.out 
technique i s  present ly  unsu i t ab le  f o r  a  DOT a s s o c i a t i v e  
processor .  
3. WORD SELECTION LOGIC 
- 
3 . 1  i n t r o d u c t i o n  
While s t o r a g e  c e l l  s e l e c t i o n  c i r c u i t s  a r e  r equ i r ed  i n  most 
computer memories, t h e i r  u s e  i n  a s s o c i a t i v e  p roces so r s  depends 
upon t h e  a p p l i c a t i o n  and o r g a n i z a t i o n a l  approach.  I f ,  f o r  a  
p a r t i c u l a r  a p p l i c a t i o n ,  i t  were d e s i r a b l e  t o  i n c l u d e  among t h e  
v a r i o u s  a s s o c i a t i v e  p roces so r  f u n c t i o n s  t h e  c a p a b i l i t y  o f  
r e a d i n g  and w r i t i n g  by add re s s ,  word s e l e c t i o n  l o g i c  would 
then b e  r equ i r ed  t o  perform add re s s  decoding.  E l e c t r o n i c  
hardware o f  t h i s  type u s u a l l y  comprises a  major p o r t i o n  of  t h e  
memory system e l e c t r o n i c s  and thus  determines ,  t o  a cons id -  
e r a b l e  e x t e n t ,  t h e  c o s t  o f  t h e  memory. The DOT t echn iques  
o f  i n fo rma t ion  p roces s ing  make p o s s i b l e  t h e  des ign of b a t c h -  
f a b r i c a t a b l e  s e l e c t i o n  networks which o f f e r  many advantages  
i n  c o s t  and power requirements  over  convent iona l  memory s e l -  
e c t i o n  schemes. Th i s  s e c t i o n  c o n t a i n s  a d e s c r i p t i o n  of  channel  
s e l e c t i o n  networks which have been implemented and t e s t e d  
dur ing  t h e  program. 
3 . 2  Decoding wi th  Domain Tips  and. Cond.uctors 
The technique  of decod.ing by a  combination of domain t i p  
p ropaga t ion  and. c o n t r o l  conductor l o g i c  has  been descr ibed  
i n  t h e  p roposa l .  A b r i e f  review of  t h i s  scheme f o l l o w s .  
L e t  u s  cons ide r  t h e  c o n f i g u r a t i o n  i n  F igu re  22a which c o n z i z t s  
of two propagation channels  cont&inii.-tg 27igl7 coercive f o r e € ,  
FarroTT cegments and n2 crocsed by EL U-shaped c o n t r o l  tor-duc L,d 
Figure 22 A portion of DOT decoding network (a) and its 
schematic representation (b) . 
Figwe 23 16 -Channel DOT word selection nemork, 
P a r t  b ~ f  t h e  f i g u r e  d e p i c t s  the  schematic r e p r e s e n t a t i o n .  
When input  domain t i p s  A and B en te r  channels  l and 2 under 
the inf luence  of an appl ied f iend  H 4 H  ( t i p  coercive f o r c e  
A t 
-)? J.1 
i n  narrow segments), t hey  come t o  r e s t  a t  nl and n  2  
r e s p e c t i v e l y .  I f ,  a t  t h i s  t ime, t h e  c o n t r o l  conductor i s  
energized with  a  p o s i t i v e  cu r ren t  pu lse  I producing a  f i e l d  
P  
H which s a t i s f i e s  H $ HA > Ht , t i p  A w i l l  be forced through 
P  P n  
nl and emanate from channel 1. A t  n2, H i s  i n  oppos i t ion  P 
t o  t h e  applied f i e l d  and, t i p  B remains a t  t h a t  l o c a t i o n .  I f ,  
on the  o t h e r  hand., t h e  c o n t r o l  conductor i s  energized, wi th  
a  nega t ive  c u r r e n t  pu lse ,  t h e  oppos i te  e f f e c t  occurs  and an 
output  i s  obtained from channel 2 .  Channel s e l e c t i o n ,  t h e r e -  
f o r e ,  depends upon t h e  p o l a r i t y  of c o n t r o l  conductor cu r ren t  
and p o s i t i o n  t h e  high coercive f o r c e  channel segments n i .  
3 . 2 . 1  Pre l iminary  Word S e l e c t i o n  Network 
A 16-channel DOT word s e l e c t i o n  network u s i n g  t h e  conf igu ra t ion  
i n  F igure  22 a s  t h e  b a s i c  b u i l d i n g  b lock  i s  depicted schemati- 
c a l l y  i n  F igure  23. Each coded output  channel corresponds 
to  t h e  input  channel,  o r  channel p a i r  of a  word i n  t h e  asso-  
c i a t i v e  p rocesso r .  The fou r  address  l i n e s  a r e  dr iven from 
b i p o l a r  d r i v e r s ,  t h e  p o l a r i t y  of cu r ren t  pu l se  IF determined 
j 
by t h e  conten ts  of jth b i t  of the  word address  r e g i s t e r .  The 
code f o r  each word i s  given i n  t h e  f i g u r e  and corresponds t o  
the p o s i t i o n  of t h e  channel segments n  with  r e spec t  t o  each 
addresz l i n e .  A 1 i s  represented by an  n channel crossed by 
t h e  upper ha l f  of  a U-shaped conductor, whi le  t h e  i n t e r s e c t i o n  
of dn n and t h e  loi,rer ka? f  o f  an address t i r ) e  -is designated 
as  a 0. The nuclea te  l i n e  indicated i n  Figure 23 i s  used t o  
simultaneously introduce domains of reversed magnetization 
i n t o  a l l  channels a t  the  s t a r t  of a  decoding opera t ion .  
Refer r ing  t o  Figure 23, i t  i s  seen t h a t  only four  address  l i n e s  
a r e  required t o  s e l e c t  one of s ix teen  output  channels (words) .  
Describing t h i s  i n  another way, M words of memory can be 
se lec ted  by N l i n e s  where M = 2N o r  N - l o g  M .  The important 
2 
f e a t u r e  of t h i s  network i s  the  f a c t  t h a t  t h e  d.ecod.ing t akes  
p lace  i n  t h e  cha.nne1 s t r u c t u r e  and. t h e  ad.d.ress l i n e s  can be 
driven d i r e c t l y  from an ad.d.ress r e g i s t e r  i . e .  no e l e c t r i c a l  
decod.ing i s  required although t h e  ad.dress r e g i s t e r  must be  
provid.ed with f a c i l i t y  f o r  producing p o s i t i v e  and. negat ive  
c u r r e n t s .  E lec t ron ics  hardware i s ,  t he re fo re ,  minimized. 
A prel iminary d.esign f o r  t h e  word. s e l e c t i o n  network was i m -  
plemented., t e s t e d  and. found. to  funct ion  s a t i s f a c t o r i l y .  The 
5 X  photo-masks f o r  the s ix teen  output  channels a.nd. four  U-shaped. 
con t ro l  ( address )  conductors a r e  presented i n  F igure  24. I n  
order  t o  inc rease  the  t i p  c o e r c i v i t y  i n  the  narrow channels,  
these  segments were or iented  a t  an angle t o  the  main channels 
and. thus the  f i l m  easy a x i s .  Control conductor wid.th was 
approxima,tely .OO5 inches yield. ing a  f i e l d .  f a c t o r  of ~ 5 0  
oe/amp. Film samples containing the  coded channels were 
prepared i n  the  usua l  manner by vapor* deposi t ion of a 
0 
71,5/15.5/135 ? u i / F e / ~ o ,  1-500 A ,  magnetic l aye r  over t h e  photo 
Figure 24 Channel (a) and conductor (b) photo -masks a t  5X for  p r e -  
l iminary word selection network, 
etched aluminum channel  p a t t e r n *  Address conductors were 
f a b r i c a t e d  by photoe tch ing  copper-clad epoxy board which was 
subsequent ly  mounted upon a  f l a t  d r i v e  c o i l .  The f i l m  element 
t o  be  evaluated,  was posi t ioned.  f a c e  d.own on the  cond.uctors 
t o  i n s u r e  maximum un i fo rmi ty  of t h e  l o c a l i z e d  ad.dress f i e l d s .  
Using the  Kerr  magneto o p t i c  e f f e c t  t o  observe t h e  s t a t e  of  
t h e  magnet iza t ion  wi th in  t h e  ou tpu t  channels  and a  s imple  
swi tch ing  c i r c u i t  t o  energ ize  t h e  add res s  l i n e s ,  c o r r e c t  
network o p e r a t i o n  was v e r i f i e d  under p u l s e  d r i v e  c o n d i t i o n s .  
11 With t h e  appl ied  f i e l d  o r i e n t e d  t o  op t imize  t h e  b lock ingu  
e f f e c t  of t h e  narrow h igh  coe rc ive  f o r c e  channel  segments, 
an  add res s ing  l i n e  c u r r e n t  of ~ 1 0 0  ma ( 5  o e )  was s u f f i c i e n t  
t o  overcome t h a t  e f f e c t  over  a d r i v e  range of  3-8 o e .  The u s e  
of  narrower c o n t r o l  l i n e s  .0025 inches  and l e s s  would make pos- 
s i b l e a  r educ t ion  i n  t h i s  c u r r e n t  requirement  t o  d 5 O  ma. Under 
t h e s e  cond i t i ons  t h e r e  would be  no need f o r  convent ional  d r i v e r  
c i r c u i t s  a s  an i n t e r f a c e  between t h e  memory address  r e g i s t e r  
and DOT s e l e c t i o n  network.  There e x i s t  today si t( iple semi- 
conductor b u f f e r  dev ices  capable  of supplying pu l se  c u r r e n t s  
of 5Oma which can be used i n  t h e  design of  t h e  a s s o c i a t i v e  
processor  address  r e g i s t e r .  
3 .?,2 F i n a l  Word S e l e c t i o n  Net,work 
With the  advent of t h e  punch-through diode l o g i c  element 
( s e e  s e c t i o n  2 . 2 )  s i g n i f i c a n t  improvement i n  t he  o p e r a t i o n  
of the  word s e l e c t i o n  network i s  p o s s i b l e .  To begin wi th ,  
punch-through elements would. rep lace  t h e  narrow channel seg- 
ments contained. i n  the  preliminary design ( r e f ,  Figure 24) 
and .0015 inch (-150 oe/amp) ad.dress l i n e s  u t i l i z e d  A d r ive  
range of 4 .5  t o  10  oe would. be obtained. ( n e a r l y  - + 40% t o l e r a n c e ) ,  
and. the  l a r g e r  ti.p v e l o c i t i e s  achieved. a t  the  higher  fie1d.s 
( ~ 7  o e )  would reduce the time required. f o r  t i p  propagation 
through the  network. Tip v e l o c i t y  da ta  ind. icates  t h a t  a 
s e l e c t i o n  opera t ion  i n  a  1024 word. s e l e c t i o n  network employing 
t e n  U-shaped. ad.dress l i n e s  would. r equ i re  3 psec  of memory 
cycle  t ime.  
An improved 8 channel word. s e l e c t i o n  network u t i l i z i n g  punch- 
through element was designed., tes ted.  and. found. to  opera te  
s a t i s f a c t o r i l y  . The channel and. cond.uctor conf igura t ions  a r e  
shown i n  f i g u r e  25. I n  ad.d.ition t o  the  bas ic  channel s t r u c -  
t u r e ,  t h e  l o g i c  network contains  a  cod.ed. read.out. The l a t t e r  
i n  conjunction with the  t h r e e  l e v e l  pickup loop d.epicted. i n  
p a r t  e  of the  f i g u r e  produces an output  s i g n a l  correspond.ing 
t o  the ad.dress of t h e  se lec ted  word. channel.  This scheme 
f a c i l i t a t e s  t e s t i n g  and. may a l s o  be employed i n  the  a s s o c i a t i v e  
memory a s  a  means of obta in ing  t h e  address  of a  word responding 
t o  a  p a r t i c u l a r  search opera t ion .  
Figure 26 presents  t h e  output  s i g n a l s  f o r  each of the  e i g h t  
addresses  000, 0 0 1 , , , , 1 1 1 .  In  the  f i g u r e s ,  the  th ree  l a r g e  
negat ive  sp ikes  t o  the  l e f t  of center  a r e  noise  s igna l s  produced 
when the th ree  se lec t ion  l i n e s  a r e  pulsed i n  succession.  The 
F i p s e  25 Photo-masks at SX fo r  improved word selection net  - 
work -c haganel pattern (a), conductor p t t e s n  (b) , 
Figure 26 E l e c t r i c a l  readout signals from DOT 
8-word s e l e c t i o n  network In F l p ~ r e  25, 
negat ive spikes to  t h e  r i g h t  of center  a r e  t h e  domain t i p  
readouts,  a  l a r g e  output produced by a  four  channel fanout  and 
a  small s igna l  r e s u l t i n g  from a  s ing le  channel.  Assigning a 
binary  1 and 0 t o  the  l a r g e  and small outputs  r e spec t ive ly ,  
we observe t h a t  each output  combination corresponds t o  t h e  
address  of the  se lec ted  word. 
This d.esign i s  t h e  f i n a l  one inves t iga ted  during t h e  program. 
It i s  incorporated. i n  the  complete DOT a s s o c i a t i v e  memory 
s t r u c t u r e  described i n  s e c t i o n  7 .  
4 . 1  I n t r o d u c t i o n  
A major p o r t i o n  of t h e  program was d.evoted t o  the  des ign  of  
a  s u i t a b l e  a s s o c i a t i v e  memory c e l l  u s i n g  DOT two-layer memory- 
l o g i c  t echniques .  The i n i t i a l  phase of t h i s  stud.y w a s  con- 
cerned w i t h  t h e  problem of e s t a b l i s h i n g  techniques  f o r  per -  
forming t h e  b a s i c  c e l l  o p e r a t i o n s  namely s to rage ,  w r i t e ,  read., 
e r a s e ,  and. t e s t  f o r  match. Attempts were then  mad.e t o  combine 
t h e s e  c a p a b i l i t i e s  i n  a s i n g l e  s i m p l i f i e d  channel  and. c o n t r o l  
conductor con f igu ra t ion  and render  it as compa.ct a s  p o s s i b l e  
i n  ord.er t o  maximize bo th  d .ensi ty  and, speed.. 
We r e c a l l  t h a t  i n  t h e  proposed memory each of t h e  b i n a r y  d i g i t ;  
( b i t s )  o f  a word cons i s t ed  of two i d e n t i c a l  a s s o c i a t i v e  memory 
c e l l s  f o r  s t o r i n g  t h e  1 ' s  and t h e  0 ' s .  Two i n t e r r o g a t e  l i n e s  
were r equ i r ed  f o r  t h e  match o p e r a t i o n  and a l l  t e s t s  were based 
upon t h e  presence of a domain t i p  i n  a  low coerc ive  f o r c e  channel  
The des igns  descr ibed i n  t h i s  s e c t i o n  r e p r e s e n t  a  new p h i l o -  
sophy i n  7~7hiCh a s i n g l e  c e l l  pe r  b i n a r y  b i t  i s  u t i l i z e d  f o r  
s t o r i n g  and comparing 1 ' s  and 0 ' s .  The s t a t e  of a  c e l l - -  
b i n a r y  1 o r  b i n a r y  0 - - i s  represen ted  by t h e  presence o r  absence 
of  reversed  magnet iza t ion  w i t h i n  t h e  c e l l  s t o r a g e  channe l .  
This  w i l l  have t h e  e f f e c t  of n e a r l y  doubling t h e  o v e r a l l  b i t  
d e n s i t y  and s imp l i fy ing  t h e  t a s k  of performi-ng search  and p r o -  
c e s s i n g  o p e r a t i o n s ,  
The cel.1 s t r u c t u r e s :  a r e  c l a s s i f i e d  according t o  their outputs  
during an e q ~ ~ a l i t y  search opera t ion  i .  e ,  , output-on-match 
o r  output-on-mismatch. A s torage  c e l l  which produces an 
output  when t h e r e  i s  a  match between t h e  s tored  and search b i t s  
i s  designated a s  type #1 while type #2 i s  used t o  descr ibe  
a  b a s i c  memory c e l l  which produces an output  on a  mismatch 
condi t ion .  The r e l a t i v e  mer i t s  of implementing an a s s o c i a t i v e  
processor with a  type #1 o r  type #2 memory c e l l  w i l l  depend 
upon the  f u n c t i o n a l  and o rgan iza t iona l  requirements of t h e  
system. It w i l l  become apparent from the  d iscuss ion  which 
fol lows and t h a t  presented i n  sec t ion  5 t h a t  the  output-on- 
mismatch c e l l  has  t h e  g r e a t e s t  l o g i c a l  power and. i s  t h e r e f o r e ,  
b e s t  suited.  f o r  performing t h e  var ious  search and processing 
opera t ions .  
This sec t ion  presents  de ta i l ed  desc r ip t ions  of the  p r i n c i p a l  
memory c e l l  conf igura t ions  under i n v e s t i g a t i o n  a t  t h i s  t ime.  
I n  each case,  the  channel and c o n t r o l  conductor p a t t e r n s  a r e  
i l l u s t r a t e d ,  the  techniques f o r  performing w r i t e ,  read,  e rase  
and t e s t  f o r  match opera t ions  descr ibed,  and the  bas ic  charac- 
t e r i s t i c s - - s p e e d ,  s i z e ,  power,--specified f o r  the present  and 
improved designs based on p o t e n t i a l  advances i n  the  DOT tech-  
nology. The method o r  in terconnect ing  type #1 c e l l s  and type 
#2 c e l l s  t o  form simple memory a r rays  concludes the  d i scuss ion .  
A more complete ana lys i s  of a r ray  organiza t ions  f o r  the  severa l  
search and processing operaLions follows i n  sec t ion  5, 
4,2 Preliminary Type #I Cell Design 
R first desjgn of a]-A associative memory cell based upon thc 
s i n g l e  cell per b i t  concept i s  shown i n  25 times a c t u a l  s i z e  
i n  Figure 27a and. schematical ly  i n  Figure 27b. The s t r u c t u r e  
i s  includ.ed, i n  t h i s  d.iscussion f o r  t h e  purpose of i l l u s t r a t i n g  
t h e  d.esign improvements, p r i n c i p a l l y  i n  a r e a s  of s i z e  and. 
complexity, which have been made i n  t h e  course of t h e  program. 
I I S ince t h i s  d.esign progressed. no f u r t h e r  than the  d.rawing 
board." a de ta i led .  a n a l y s i s  of i t s  opera t ion  w i l l  not  be consid.ered.. 
A b r i e f  desc r ip t ion  of t h e  conf igura t ion  should., however, be of 
i n t e r e s t  t o  the  read.er.  
Refer r ing  t o  F igure  27b we observe t h a t  a l l  of the  bas ic  DOT 
elements--gates,  t r a n s f e r s ,  d.iod.es e t c .  a r e  contained. i n  t h e  
network, the  t o t a l  count being 15  elements exclud.ing the  delay 
and, s torage  channel segments. Five c o n t r o l  cond.uctors a r e  
required f o r  t h e  opera t ion  of t h e  c e l l .  Three of cond,uctors-- 
I n t e r r o g a t e  1 (IL), I n t e r r o g a t e  0 (Io), and. Write (W)--are 
used. t o  a c t i v a t e  t h e  punch through elements; one cond.uctor-- 
Hold. ( H ) - - - i s  used t o  hold. the  s tored b i t  of t h e  c e l l  during 
a genera l  e rase  opera t ion  and, one conductor--Erase ( E ) - - i s  used 
t o  p a r t i a l l y  e rase  a  region of the  memory c e l l  d.uring t h e  
control led.  e r a s e  of a  s tored  b i t .  The l a t t e r  opera t ion  i s  d.es- 
cribed, i n  s e c t i o n  4 . 3  a s  i t  i s  a l s o  u t i l i z e d .  i n  the  improved 
type #I s torage  c e l l ,  
While no atLempCc ~tJere made to reduce the size of the structure 
in Figure 27, the length avd width dir~ensions-- ,275 inches a ~ d  
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Figure 27 Prel iminary fype #I  memory cell <hannel pttern a t  25X 
(a) and schematic represmtatfsn (b) . 
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.060 inches--represeri t  a, reasonable  solut ior i  to  the design 
problem caused by the  t h r e e  t r a n s f e r  elements T and. d.elay 
segments d .*  A memory a r r a y  d.ensity of  60 b i t s  p e r  square  i n c h  
i s  implied. by t h e  above f i g u r e s .  With a  d.elay pe r  b i t  f o r  
w r i t i n g ,  read ing ,  e t c  . of ~ 1 0  ,!,-see and. word format c o n s i s t i n g  
o f ,  f o r  example, 100 s e r i a l l y  in terconnected.  s t o r a g e  c e l l s ,  
memory c y c l e  t imes f o r  search  o p e r a t i o n s  would. approach 1 msec. 
The memory c e l l  d.esigns d.escribed. nex t  o f f e r  s i g n i f i c a n t  ad-  
van tages  i n  terms of d e n s i t y ,  speed. and power. 
4 . 3  Improved Type #1 Bas ic  Memory C e l l  
4 . 3 . 1  General  Desc r ip t ion  
A second output-on-match memory c e l l  i s  dep ic ted  i n  F igu re  28. 
This  des ign  r e p r e s e n t s  t h e  r e s u l t  of an e f f o r t  t o  improve t h e  
p re l imina ry  con f igu ra t ion  and i s  one of t h e  two p r i n c i p a l  c e l l  
s t r u c t u r e s  considered i n  t h e  mechanization of  t h e  v a r i o u s  
s ea rch  and p roces s ing  o p e r a t i o n s  descr ibed i n  l a t e r  s e c t i o n s .  
I n  a d d i t i o n  t o  r e q u i r i n g  one l e s s  c o n t r o l  conductor ,  t h e  
des ign  i n  F igu re  28 makes u s e  of a  two-input i n h i b i t  g a t e  and 
e l i m i n a t e s  two of t h e  i n h i b i t  g a t e s ,  a  de lay  and one of  t h e  
space-consuming f  i lm-f i lm t r a n s f e r  elements of t he  prev ious  
s t o r a g e  network ( s e e  F igu re  2 7 ) .  This  has  l ed  t o  a  s i g n i f i c a n t  
r educ t ion  i n  t h e  s i z e  of t h e  memory c e l l  t o  .190 inches  by 
.045 i nches .  An a r r a y  d e n s i t y  of  4120 b i t s  per  square  i nch  
i s obta ined  w i t h  a de lay  per  b i t  of "8 p s e c .  The even tua l  
f ~ k r  :cc;'cPo~ of  bo Lli a e a e i i c  1 ayer  s arLix e o r i ~ r o l  coriduc-io cs  
Fiflse 28 I m p r o v d  t y p  # I  m e m o q  cell channel petem at 25X 
(a) and schematic representration (b). 
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-~rpofi a single subs t rabe  arid the use of punch-through transfer 
elements will make possible a  further reduction in these 
dimensions and a 4 psec  de lay  pe r  b i t .  These improvements 
w i l l  be d.escribed a t  t he  end. of t h i s  s e c t i o n .  
The memory c e l l  und.er cons id .e ra t ion  i s  redrawn i n  F igu re  29 
a long  w i t h  t h e  t im ing  diagram of  t h e  r e q u i r e d  d r i v e  and c o n t r o l  
f i e1d . s .  P e r t i n e n t  l o g i c  elements and. channe l  segments have 
been numbered. t o  a s s i s t  t h e  read.er  i n  fo l l owing  t h e  d .e ta i led .  
d e s c r i p t i o n  o f  t h e  c e l l  o p e r a t i o n s .  
4 . 3 . 2  C e l l  Opera t ions  
Wr i t e  To perform a w r i t e  o p e r a t i o n ,  a  domain of  reversed  
magne t iza t ion  must be  p r e s e n t  i n  t h e  word channel  ( s e e  F igu re  
29) which i n t e r co r lnec t s  a l l  b i t s  of  a  memory word. This  
I1 domain may be in t roduced  du r ing  a word s e l e c t  o r  on match" 
o p e r a t i o n .  To w r i t e  a  1 i n t o  t h e  c e l l  then,  a g e n e r a l  d r i v e  
f i e l d  i s  app l i ed  and i n t e r r o g a t e  l i n e s  I1 and I a r e  ene rg i zed .  0  
I I Th i s  h a s  t h e  e f f e c t  of  a c t i v a t i n g "  punch-through elements 
numbered 1 and 2 ( s e e  F igu re  2 9 a ) ,  the reby  p e r m i t t i n g  a  domain 
t i p  t o  p ropaga te  from t h e  word channel  t o  t h e  s t o r a g e  channel  
S v i a  channel  3 and diode 4. A g e n e r a l  e r a s e  f i e l d  occurs  n e x t  
c o i n c i d e n t  w i th  a h o l d i n g  f i e l d  which i s  on ly  e f f e c t i v e  a t  S 
due t o  a spec ia l ly -shaped  hold l i n e .  Th is  e r a s e s  ( r e s e t s )  
I I t h e  magne t iza t i2n  i n  all of t h e  channe ls  swi tched"  b y  domain 
tjp propaga t ion  except  S wherein a  domain of reversed  magneti- 
za,tion is rioor stored. To m i t e  a 0, neither I1 nor 1 are 
0 

pulsed dur ing t h e  above cyc le  and the  c e l l  remains completely 
eraseci,  
The p u l s e  sequence f o r  t he  Wri te  operati212 i s  d.epicted i n  t h e  
t iming d.iagram of F igu re  29b. To minimize t h e  power consumed. 
i n  t h i s  and. o t h e r  o p e r a t i o n s  when p o s s i b l e ,  t h e  i n t e r r o g a t e  
p u l s e s  I and. IO a r e  of  a s h o r t  du ra t ion  i n  comparison t o  t h e  1 
g e n e r a l  d r i v e  f i e l d .  and., t h e r e f o r e ,  must be  d.elayed. wi th  
r e s p e c t  t o  onse t  o f  t h e  l a t t e r  t o  i n s u r e  t h a t  a d.omain t i p  
p ropaga t ing  i n  t h e  word. channel  has  reached. punch-through 
element 1 of t h e  c e l l .  More c r i t i c a l  t iming i s  required.  i f  t he  
minimum p u l s e  wid.th t o  o p e r a t e  a punch-through element i s  
u t i l i z e d .  s i n c e  I and. I a r e  p h y s i c a l l y  d.isplaced. i n  t he  1 0 
memory c e l l .  
Read I n  t h e  memory c e l l  dep ic ted  i n  F igu re  29a, channel  6 i s  
designated a s  t h e  readout  channe l .  To o b t a i n  a readout  of t h e  
in format ion  s t o r e d  i n  channel  S, punch-through element 1 must 
con ta in  a domain v i a  t h e  word channel  a s  i n  the  c a s e  of  w r i t e  
o p e r a t i o n .  With t h e  g e n e r a l  d r i v e  f i e l d  app l i ed ,  Il i s  pu lsed ,  
caus ing  punch through of a domain t i p  i n t o  channel  3 .  I f  no 
domain i s  s to red  i n  channel  S, i . e . ,  t h e  c e l l  i s  i n  t h e  0 s t a t e ,  
t h e  t i p  i n  channel  3 propagates  through t h e  main channel  of 
g a t e  7 and f anou t  8 t o  t h e  readout  s t a t i o n .  An ou tpu t  du r ing  
a read ope ra t ion  thus  r e p r e s e n t s  a b i n a r y  0. If,  on the  o t h e r  
ban$, a  domain i s  p r e s e n t  i n  channcl  S, i , e , ,  t h e  c e l l  i s  i n  
the 1 s l a t e ,  a L ~ Q  1~i11 propagate  frow B through diode 5 t o  
g a t e  / and i n h i b i t  t h e  o t h e r  t i p  p ropaga t ing  ?rom channel 3, 
thereby preveriting a reac1ou.t. The absence of' a, readout s i g n a l ,  
tlierei'ore, implies  t h a t  a 1 i s  stored, i n  the  c e l l .  A genera l  
e rase  and. hold. opera t ion ,  which preserves a s tored  d.omain if 
i n i t i a l l y  present ,  occurs  next  completing t h e  read, cyc le .  
I n  t h i s  manner, read.out i s  nond.estructive.  
The t i ~ i n g  diagram (Figure  29b) i l l u s t r a t e s  the  pulse sequence 
required to  perform t h i s  read func t ion .  It i s  important t h a t  
t h a t  Il pu l se  occur a f t e r  t h e  genera l  d,rive f i e l d .  i s  energized 
i n  ord.er to  prevent a  r ace  cond.ition a t  ga te  7 involving 
domain t i p s  o r i g i n a t i n g  i n  t h e  word and. s to rage  channels.  
Erase The technique used. t o  perform an e rase  opera t ion  i n  
1 1  t h i s  and. o the r  a s s o c i a t i v e  memory c e l l s  i s  d.escribed a s  t i p  
1 I 
s h u t t l i n g .  Bas ica l ly ,  what occurs i s  a s  fo l lows.  A l o c a l  
e rase  conductor i s  pulsed, fol lowing en t ry  of a  c o n t r o l  t i p  i n t o  
a  s torage  c e l l .  This  has  the e f f e c t  of p a r t i a l l y  e ras ing  
t h e  s tored  information t o  the  extent  t h a t  upon terminat ion 
of the  erase  pulse ,  t h e  s tored information i s  prevented from 
re tu rn ing  t o  the  s to rage  channel by the  a c t i o n  of the  c o n t r o l  
t i p  i n  an i n h i b i t  g a t e .  The sequence i s  i l l u s t r a t e d  i n  Figure 
30. In  p a r t  a ,  two c e l l s  a r e  shown during t h e  time the  l o c a l  
e rase  conductor i s  energized, one i n  which a  s tored  b i t  i s  t o  
be erased by merns of a con t ro l  t i p ,  t h e  o ther  i n  which a  s tored  
b i t  i s  t o  be re ta ined  s ince  no con t ro l  t i p  i s  introduced.  When 
i 
 he erase  pulse i s  terminated, the s i t u a t i o n  i n  p a r t  b of F igure  
30 r e s u l t s ,  The tip i n  the  l e f t  s torage  channel 1s i nh ib i t ed  
by  the con t ro l  t i p  r ~ d  t he  r i g h t  s torage  channel i s  completely 
4-10 
b. 
F i g u r e  30 "Tip shuttling" e r a s e  technique,  
s-witched by dornain t i p  propagation. PA s:lbsew.ent gerieral 
erase  and, hold, opera t ion  w L l l  cause complete e rasure  on t h e  
l e f t  and. leave  a  d.omain of reversed magnetization a t  S on the  
r i g h t .  
The l o c a l  e r a s e  conductor f o r  the  memory c e l l  i s  shown i n  
Figure 29a. Except f o r  a  shor t  segment of channel 6 designated 
a s  the s h u t t l e  l e v e l  i n  t h e  f i g u r e ,  the  conductor encompasses 
the  e n t i r e  channel s t r u c t u r e .  The c o n t r o l  t i p  required i n  t h e  
erase  opera t ion  o r i g i n a t e s  i n  t h e  word channel and e n t e r s  t h e  
memory c e l l  and e rase  ga te  7 v i a  fanout  9. The complete se -  
quence of events i n  t h i s  opera t ion  i s  a s  fo l lows.  A genera l  
d r ive  f i e l d  i s  appl ied propagating a  c o n t r o l  domain t i p  
( r e s u l t i n g  from a  word s e l e c t  o r  on-match opera t ion)  through 
the e n t i r e  word channel.  A t  t h a t  time, I i s  energized.  0 
Assuming t h a t  the  c e l l  conta ins  a  s tored  b i t ,  t he  l a t t e r  
causes an output  from punch-through element 11 which, under 
t h e  inf luence  of the  genera l  d r i v e  f i e l d ,  propagates through 
diode 5 and fanout  8 i n t o  channel 6 .  The l o c a l  e rase  conductor 
i s  then pulsed,  e ras ing  t h e  e n t i r e  c e l l  up t o  the  s h u t t l e  
l e v e l  where t i p s  remain i n  the word channel and channel 6 .  
When t h i s  pu l se  terminates  (genera l  d r ive  f i e l d  s t i l l  a p p l i e d ) ,  
t h e  aforementioned domain t i p s  propagate back i n t o  t h e  c e l l  
v i a  fanouts  8 and 9. Since t h e  propagation delay from t h e  
s h u t t l e  l e v e l  t o  gate 7 through fanout 9 i s  l e s s  than t h e  
c3e3ay frorr the shultlc l c v e l  ", -?he ma517 c h a v n e l  o f  '7 v i a  
fanout 8, the  con t ro l  t i p  w i l l  a r r i v e  a t  7 i n  tLme to  i n h i b i t  
propagation f rom channel 6 to punch-through element 2 ,  In 
order to prevent erasure in the memory cells of other word:; 
crossed by the same l o c a l  e ra se  cond.uctor, i.e., of  the  same 
b i t  s l i c e ,  I i s  energized f o r  the  second. time i n  the  c y c l e .  0  
This  enables  the  information (d.omains) i n  those  c e l l s  t o  be 
r e w r i t t e n  i n t o  t h e  s to rage  channels by way of  punch-through 
element 2 and. d.iod.e 4 .  This  i s  not  t h e  s i t u a t i o n  i n  t h e  
c e l l  be ing  erased. s i n c e  no domain i s  p r e s e n t  a t  2  when I 0  
i s  pulsed due t o  the  i n h i b i t  a t  g a t e  7 .  A  gene ra l  e r a s e  and. 
hold. ope ra t ion  fo l lows ,  and t h e  c e l l  i n  ques t ion  i s  completely 
e ra sed .  A l l  o t h e r  memory c e l l s  of t h a t  b i t  s l i c e  r e t a i n  t h e i r  
o r i g i n a l  in format ion .  The pu l se  sequence f o r  t h i s  ope ra t ion  
i s  reviewed. i n  the  t iming  diagram. 
Tes t  f o r  Match ( ~ q u a l i t y )  A  type #l memory c e l l ,  a s  p rev ious ly  
- 
described. ,  prod.uces an output  when a  match e x i s t s  between t h e  
stored.  b i t  X and. t h e  correspond.ing b i t  of a  search word. Si. i 
I n  t h e  c e l l  design depicted.  i n  F igure  29a (and. i n  t h e  o t h e r  
memory c e l l  conf igu ra t ions  t o  be d . iscussed) ,  t he  t e s t  f o r  match 
i s  performed., f o r  t h e  most p a r t ,  by ene rg iz ing  i n t e r r o g a t e  
l i n e  I1 when Si = 1 o r  l i n e  I. when Si - 0 .  The Boolean f u n c t i o n  
t h  
which d.escribes t h e  output  of t h e  i c e l l  d.uring a  t e s t  f o r  
match ope ra t ion  i s  given by 
- - 
T i  = T Xi . I, (S i )  + Ti * Xi - 1 (si) 
ou t  i i n  i i n  O i  
i s )  
where Ti and Ti are tips which enter and exist in, 
i -n out 
r e spec t ive ly ,  the  input  and output segments o f  t h e  word channel 
depicted i n  Figure 29a. The input t i p  Ti w i l l  h e r e a f t e r  be 
i n  
!I 
r e f e r red  t o  a s  t h e  t e s t "  t i p  and the  output  t i p  Ti a s  t h e  
out  
c e l l  output .  
Refer r ing  t o  equation ( 8 ) )  i t  i s  seen t h a t  t h e  f i r s t  term 
represen t s  the  cond.itions which must be s a t i s f i e d  t o  o b t a i n  
an output  on a  t e s t  f o r  match 1 while t h e  second descr ibes  
the cond.itions f o r  an output  on a  t e s t  f o r  match 0 .  I n  each 
case,  then, t h e  c e l l  must funct ion  a s  a  three- input  AND g a t e .  
The manner i n  which these  t e s t s  f o r  ma..tch a r e  performed. i s  
a s  fol lows:  
Match 1 - To t e s t  f o r  match 1, a  t e s t  t i p  i s  introd.uced. i n t o  
t h e  word. channel und.er t h e  inf luence  of a  genera l  d.rive f i e l d .  
and. i n t e r r o g a t e  l i n e  I1 i s  energized.. When t h e  t i p  reaches 
element 1, a  second. t i p  i s  punched. through i n t o  channel 3 and. 
propagates t o  t h e  main channel of ga te  7 a s  t h e  t e s t  t i p  
continues i n  t h e  word. channel toward. fl.anout 9. If t h e  c e l l  
conta ins  a  stored. b i t  ( X i  = 1) i n  channel S ,  i . e . ,  a  match 
cond.ition e x i s t s ,  a t  t h i s  poin t  i n  the  cycle  a  d.omain would. 
be present  i n  g a t e  7 v i a  d.iod.e 5 t o  i n h i b i t  propagation of the  
above second, t i p  t o  ga te  10 v i a  fanout  8 .  As a  r e s u l t ,  i n h i b i t  
ga te  10 remains unswitched, and, the  t e s t  t i p  proceeds through 
fanout 9 and the  main channel of ga te  10.  A c e l l  output  then  
occurs i n d i c a t i n g  t h a t  the  cond.itions f o r  a  match 1 have been 
satiisfied , 
If the c e l l  was i n  the  0 state (xi = 0 , i . e . ,  no domain was 
presellt i n  enannel S a t  the  beginning oi" the  match opera t ion ,  
i n h i b i t  ga te  7 would remain unswitched during the  above s e -  
quence of events .  In  t h i s  case,  the  "second" t i p  punched 
through element 1 i n t o  channel 3 would propagate un inh ib i t ed  
through the  main channel of ga te  7 through fanout  8 t o  g a t e  
10 .  Since t h e  propagation delay between elements 1 and 10  
v i a  the word channel i s  g r e a t e r  than t h e  delay v i a  channel 3 
and fanout  8, the  "second" t i p  a r r i v e s  a t  i n h i b i t  g a t e  10 before  
t h e  t e s t  t i p  and i n h i b i t s  the l a t t e r .  Thus, no output  occurs  
i n  agreement with t h e  mismatch condi t ion .  A genera l  e rase  and 
hold completes t h e  cycle  and the  s tored information i s  r e t a ined  
f o r  subsequent search o r  processing opera t ions .  
I n  summary, t h e  t e s t  f o r  match 1 i s  b a s i c a l l y  a  s e l f  - i n h i b i t  
11 opera t ion  with t h e  t e s t  t i p  being s p l i t "  i n t o  two pa ths  by 
t h e  i n t e r r o g a t e  l i n e  I . If the  c e l l  i s  i n  t h e  1 s t a t e ,  t h e  
1 
stored. t i p  prevents  the s e l f - i n h i b i t  and, an output  r e s u l t s .  
I f  t h e  c e l l  i s  i n  t h e  0  s t a t e ,  t h e  s e l f - i n h i b i t  on the  t e s t  
t i p  t akes  p lace  and. no output  r e s u l t s .  
The requi red  sequence of d r ive ,  con t ro l  and erase-hold f i e l d s  
f o r  t h i s  match opera t ion  i s  presented. i n  t h e  timing d.iagram. 
With reference  t o  the  t iming of the  I pulse ,  i t  r!~ust be em- 
1 
phasized. t h a t  Il must be energized a t  the  time the t e s t  t i p  
reaches punch-through element 1, I f  a  pulse  of shor t  dura t ion  
i:. u t i l i z e d  Lo copserve power, a,ceurate velocrity teci~niqires 
m u s t  be  c3eveloped t o  f i x  t h e  p o s i t i o n  of a  t i p  i n  a  word 
channel a t  any time during t h e  general- d r ive  opera t ion .  A t  
t h i s  time, the  more conservat ive approach o f  wider I1 pu l ses  
i s  ad.visable t o  insu re  proper opera t ion  of the  c e l l .  
Match 0  - The t e s t  f o r  match 0  i s  l e s s  complex than the t e s t  
f o r  match 1 d.escribed. previously i n  t h a t  only one i n h i b i t  g a t e  
- 
( g a t e  10)  i s  required. t o  r e a l i z e  the funct ion  Ti = Ti - I * X i .  
ou t  i n  O i  
To perform t h i s  opera t ion ,  a  t e s t  t i p ,  Ti i s  propagated. i n  
i n  
the  word channel and i n t e r r o g a t e  l i n e  IO i s  energized.. If t h e  
c e l l  contains  a  stored, b i t  t i p  punched. through 
element 11 and. propagates to  g a t e  10 v i a  d.iod.e 12 .  The t e s t  
t i p  i s  then inhibi ted.  a t  10  and. no c e l l  output  occurs .  If, 
however, a match condit ion e x i s t s  (Xi  = 0 ) ,  no t i p  i s  p resen t  
a t  11 when IO i s  pulsed.. Gate 10  remains unswitched. and. t e s t  
t i p  Ti propagates through the main channel of t h e  ga te ,  
i n  
producing a  c e l l  output  Ti . 
out  
The cyc le  ends i n  t h e  usua l  manner with a  genera l  e rase  and 
hold. sequence to  preserve t h e  o r i g i n a l  s t a t e  of t h e  c e l l .  This 
i s  i l l u s t r a t e d  i n  Figure 29b. It i s  t o  be noted. t h a t  the  t e s t  
f o r  match 0  i s  t h e  only  opera t ion  i n  which an i n t e r r o g a t e  pu l se  
may terminate  before  a  t e s t  of c o n t r o l  t i p  i n  t h e  word. channel 
rea,ches the  memory c e l l .  
An add.itiona1 comment i s  i n  order  concerning t h e  timing of 
i n t e r r o g a t e  pulses  a s  i l l u s t r a t e d  i n  Figure Zgb,  The power 
consumed during the  var ious  c e l l  opera t ions  depends upon t h e  
number of control  conductors energized and the dura t ion  of  
the current  pu l ses .  In the Lype #1 memory c e l l ,  a l l  oper- 
a t i o n s  a r e  performed. by means of a  t e s t  t i p .  I n  most cases ,  
one o r  both of the i n t e r r o g a t e  pulses  must co inc ide  with t h e  
presence of t h i s  t i p  a t  t h e  c e l l .  The method of in te rconnec t ing  
c e l l s  t o  form a  word., d.escribed. i n  the  next  sec t ion ,  impl ies  
t h a t  the  t e s t  t i p  w i l l  no t  be present  a t  a l l  b i t s  of a  word. 
simultaneously.  Thus, i n  ord.er to  minimize power by u t i l i z i n g  
i n t e r r o g a t e  pulses  of minimum d.uration h e r e i n  d.enoted by 
T , s p e c i a l  consid.eration must be given t o  t h e  timing 
Imin 
sequence. 
In  the  w r i t e  opera t ion ,  the  i n t e r r o g a t e  cond.uctors may be 
energized, a t  any time a f t e r  the  t e s t  t i p  has propagated. p a s t  
the  c e l l .  This  delay i s  necessary t o  prevent  a s e l f  i n h i b i t  
i n  t h e  word channel.  To avoid s p e c i a l  sequencing of each b i t  
s l i c e ,  the  appropr ia te  IO and I l i n e s  would be energized 1 
simultaneously a t  t h e  end. of the  genera l  d r ive  cycle  ( see  
Figure q b )  a f t e r  t h e  t e s t  t i p  has propagated. through the  
e n t i r e  word.. I n  t h i s  manner, TI can be u t i l i z e d .  and. 
min 
power minimized. The r e s t r i c t i o n s  on t h e  Il pulses  i n  the  
i 
read, opera t ion  a l s o  a r i s e  from t h e  f a c t  t h a t  a  t e s t  t i p  must 
en te r  each memory c e l l .  Thus, a  timing sequence s imi la r  t o  
the  w r i t e  cycle  i s  u t i l i z e d .  
To perform the l o c a l  e rase  with I pulses  of dura t ion  T 
O i  Im~i? 
these pul-ses a r e  delayed u n t i l  the e n t i r e  word channel i s  
switched b y  t h e  t e s t  t i p .  IO i n t e r r o g a t e  l i n e s  a r e  then 
i 
energized sirriultaneously i n  the  sequence shown i n  Figure 29b, 
The l o c a l  e rase  i s  pulsed. accord.ingly. 
The s i t u a t i o n  i s  not  t h e  same f o r  t h e  t e s t  f o r  match 1 
I I 
ope ra t ion .  I n  t h i s  case,  I1 must be on" when t h e  t e s t  t i p  
i 
reaches c e l l  X i ' Two mod.es of opera t ion  a r e  then p o s s i b l e .  
One requ i res  t h a t  t h e  l o c a t i o n  of t h e  t e s t  t i p  i n  t h e  word. 
channel during the  genera l  d.rive cycle  be d.eterminable . 
Each I1 d.river would then be energized. a t  the  appropr ia te  
i 
I 
time f o r  the minimum durat ion,  'rI , and t h e  t e s t  f o r  match 
min 
1 performed.. The s p e c i a l  sequencing of d r i v e r s  r equ i res  
ad.dit iona1 e l e c t r o n i c s .  A more s u i t a b l e  approach would, be  
t o  energize a l l  I conductors a t  the  beginning of the  genera l  
li 
d.rive cycle  and terminate  each when the  cycle  i s  complete. 
Maximum power i s  consumed i n  t h i s  manner, but  t h e  opera t ion  i s  
e a s i e r  to  implement. 
The t e s t  f o r  match 0 sequence requ i res  only t h a t  the  I l i n e  0 
be energized. before  t h e  t e s t  t i p  reaches the  c e l l .  Thus, 7/ 
Imin 
can be u t i l i z e d .  ( see  Figure 29b). 
4.3.3 Memory Array 
In  ord.er t o  s impl i fy  the  i l l u s t r a t i o n s  of memory c e l l s  and, a r r a y s  
i n  the  remaining sec t ions  of t h i s  r e p o r t ,  t he  conf igura t ion  
shown i n  Figure  31 w i l l  be adopted a s  the standard schematic 
representa,t ion cf' a  type #1 a s s o c i a t i v e  memory c e l l .  Refer r ing  
to  the f i g u r e ,  i t  i s  noted t h a t  a  diode i s  contained i n  t he  

inorlt, channel o f t h e  ::ell., a l thougli  t h i s  i s  n o t  the  e a s e  i n  
t h e  a c t u a l  c e l l  ( r e f e r  t o  F igu re  28), The d iode  i s  intend.ed 
t o  L l l u s t r a t e  t h e  f a c t  t h a t  t h e  c e l l  c o n t e n t s  Xi ca,nnot be  
read. o u t  i n t o  t h e  word channe l .  
The b a s i c  method of i n t e r c o n n e c t i n g  t h e s e  memory c e l l s  t o  
form an a r r a y  i s  s chema t i ca l l y  d.epicted. i n  F i g u r e  32. Word. 
s l i c e s  run v e r t i c a l l y  and b i t  s l i c e s  h o r i z o n t a l l y  i n  t h e  
f i g u r e .  It i s  seen t h a t  a word. channel  i n t e r c o n n e c t s  a l l  
b i t s  o f  a  word. i n  a s e r i a l  manner. Thus, t h e  o u t p u t s  from 
a l l  c e l l s  d.uring t e s t  f o r  match o p e r a t i o n s  a r e  e f f e c t i v e l y  
ANDed. t oge the r  i n  t h e  word. channe l .  The ad.d. i t iona1 c e l l s  and 
l o g i c  c o n f i g u r a t i o n s  required.  f o r  s ea rch  and. p roces s ing  op- 
e r a t i o n s  a r e  n o t  shown a t  t h i s  t ime .  More complete a r r a y s  
f o r  t h e s e  purposes  w i l l  be  p resen ted  i n  s e c t i o n  5 .  
An exper imenta l  e v a l u a t i o n  of  the type #l memory c e l l  was 
performed u s i n g  a s imple  two-word, two-bits-per-word a r r a y .  
The DOT f i l m  s t r u c t u r e  was f a b r i c a t e d  by means o f  t h e  super -  
imposed f i l m  t echn ique  ( s e e  s e c t i o n  6 . 2 )  and t h e  conductor  p a t -  
t e r n  prepared i n  t h e  u s u a l  manner u s i n g  p r i n t e d  c i r c u i t  t e c h -  
n i q u e s .  F igu re  33 r e p r e s e n t s  a  composite o f  t h e  channel  and 
c2nductor p a t t e r n s  f o r  t h i s  a r r a y  a t  f i v e  t imes  a c t u a l  s i z e .  
Six readout  channel  c o n f i g u r a t i o n s ,  f o u r  f o r  t h e  s t o r e d  b i t s  
and two f o r  t h e  words, a r e  l oca t ed  a t  t h e  lower p o r t i o n  o f  
t h e  network t o  f a c i l i t , a t e  e l e c t r o n i c  s ens ing  of  o u t p u t s  by 
means of indilct ive pick-iip l o o p s .  The h c j i d  eoriwile'cors are 
s p e c i a l l y  shaped t o  p reven t  s t o r a g e  of in format ion  i n  t h e  
word channels  4-20 




Figu re  33 Composite of channel and conductor configurations a SX 
of exper imental  memory  a r r a y  - ype # l  ce l l s  
I n i t i a l  t e s t i n g  was performed us ing  t h e  Kerr Magneto-optic 
ef Pec t and. t h e  stand.ard DOT pulse-generat ing eqp5pment. 
Control conductors located. und.er the  f i l m  element ( s e e  Figure  
33) were energized i n  the  appropr ia te  sequence t o  prod.uce the  
local ized.  di0d.e punch-through f ie1d.s .  These, i n  add i t ion  t o  
a  uniform dr ive  f i e ld . ,  enabled. the  w r i t e ,  s t o r e ,  read., t e s t  
f o r  match 1 and. t e s t  f o r  match 0 opera t ions  t o  be performed.. 
Typical read.out s i g n a l s  obtained, during t h e  t e s t  f o r  match 
opera t ions  a r e  presented. i n  the  photographs of Figure 34. I n  
t h i s  case,  t h e  pickup loop was posi t ioned a s  shown i n  F igure  
33 i n  o rde r  t o  d i s t i n g u i s h  between the  word 1 and b i t  2 (of 
word. 1) outputs  which occur d.uring t h e  sa.me genera l  d.rive 
cyc le .  The l a r g e  and. small b i p o l a r  s i g n a l s  i n  the  upper 
t r a c e  of t h e  photographs thus  correspond t o  the  word. and. b i t  
outputs  r e s p e c t i v e l y .  The lower t r a c e  d isp lays  t h e  cu r ren t  
i n  t h e  IO o r  11 i n t e r r o g a t e  l i n e ,  depend.ing upon the  t e s t  f o r  
match being performed.. 
To begin with,  F igure  34a shows t h e  word channel output  when 
a  t e s t  t i p ,  nucleated a t  the top of word 1, i s  propagated 
through b i t s  1 and 2 without energizing any of the  i n t e r r o g a t e  
11  l i n e s .  This  i s  equivalent  t o  a  d o n ' t  care"  o r  masked condi t ion  
i n  the  two memory c e l l s .  The output  during a  t e s t  f o r  match 1 
performed on b i t  s l i c e  2 with a  1 stored i n  memory c e l l  2 
i s  i l l u s t r a t e d  i n  F'igure 34h, The photograph shows t h e  Il 
i n t e r r o g a t e  l i n e  being energized f o r  3 psee and the aomain 
t i p  readout s i g n a l  s ign i fy ing  a  match condi t ion .  No output  
Figure '34 Rereciour s~gnals f r ~ m  experimental array in 
Plgilrc: 13 - (see text)), 
f r o m  bit 2 i~ obtained i n  the  memory c e l l  readout channel 
sirlee i0 i s  not pulsed and an i n h i b i t  t akes  p lace  a t  t h e  
two-input g a t e .  When a  t e s t  f o r  match 0 i s  ca r r i ed  ou t  on 
b i t  s l i c e  2 with a  1 stored  i n  c e l l  2 of word 1, no word 
channel output r e s u l t s  a s  shown i n  Figure 34c, due t o  the  
mismatch conduction. A b i t  output i s  obtained s ince  IO i s  
pulsed.  
The t e s t s  f o r  match 1 and. 0 performed. when a 0 i s  stored. produce 
the  output  s i g n a l s  presented. i n  Figure 34d. and. 34c r e s p e c t i v e l y .  
In  t h e  former opera t ion ,  t h e  mismatch prod.uces no word. o u t .  
However, a  t i p  read.out i s  observed. i n  t h e  c e l l  output  channel.  
This appears a s  a r e s u l t  of uninhibi ted,  t i p  propagation from 
the  punch-through element a t  the  input  of c e l l  2 through t h e  
main :hannel of t h e  two-way i n h i b i t  g a t e  i n t o  t h e  readout 
channel.  F i n a l l y ,  t h e  t e s t  f o r  match 0 prod.uces the match 
s i g n a l  shown i n  the  l a s t  f i k u r e .  No c e l l  output  appears s i n c e  
no information e n t e r s  t h e  c e l l  during t h i s  opera t ion  and. t h e  
network was i n i t i a l l y  erased.. 
The e l e c t r i c a l  read.out technique was a l s o  u t i l i z e d  t o  d.eter-  
mine the  delay per b i t  f o r  match opera t ions  which was found 
t o  be 10-15 p e c ,  depending upon the  magnitude of the  uniform 
dr ive  f i e l d .  
4 .3,i-1 Improvements 
---- 
The DO'T pi lr~cl-I- througli  transfer logric: element was described lin 
sec t ion  2 , 2 .  This channel s t r u c t u r e ,  no l a r g e r  than t h e  diode 
i tsself ,  can be employed i n  the type #I. memory cel l .  t o  perform 
';he Cilin-f i 1 . m  transf e r  functiol? thereby eli i i i inating t h e  need 
f o r  the space-consuming f i lm-f i lm t r a n s f e r  elements p resen t ly  
u t i l i z e d .  
Figures  35a and. 35b schematical ly  d.epict t h e  memory c e l l  und.er 
consid.eration and t h e  modified. d.esign employing the  punch- 
through t r a n s f e r s  i n  p lace  of elements 1, 2, and. 11. It can 
be seen t h a t  t h e  e l iminat ion  of T1 and. T2 i n  t h i s  manner r e -  
qui res  a  change i n  the  channel conf igura t ion  contained. i n  t h e  
ind.ivid.ua1 magnetic l a y e r s ,  al though t h e  o v e r a l l  network 
remains the same. Removal of T2, i n  p a r t i c u l a r ,  makes poss ib le  
a  .020 inch reduct ion  i n  c e l l  s i z e ,  while the  absence of T 1 
s i m p l i f i e s  the  problem of achieving ad.equate propagation d.elay 
i n  t h e  word channel f o r  the  t e s t  f o r  match 1 opera t ion .  
The film-conductor separa t ion  which e x i s t s  i n  a  DOT super- 
imposed f i l m  memory-logic device must be considered i n  t h e  
design of the  channel conf igura t ion  f o r  t h e  device.  For 
example, ad jacent ,  independently-controlled , punch-through 
elements designated as  A and B must be adequately separated 
on t h e  fi1.m plane i n  order  t h a t  the  f r i n g i n g  f i e l d s  from t h e  
con t ro l  conductor f o r  element A do not  a f f e c t  t h e  opera t ion  of 
element B .  Another problem r e s u l t s  when i t  i s  r e w i r e d  to  
l ~ o l d  information in one of two neighboring channels crl,ssed. 
by the  same hold. l i n e .  In t h i s  case,  the hold l i n e  mu-st be  
specia?l_y- s h a p e d  -I;o -red-ace the  f i . e l .ds  i n  -the app:ropri.ate 
cl?ar)71 PI- , 
Figure 35 Schematic representat ion of type HI memory  cell 
(a) and modified d e s i e  employing puns h -through 
transfer elements (b). 
These factors have been taken into consideration i n  the design 
of' the type #I. rrieiliory c e l l  shown i n  Figure 28a. I n  t h i s  n e t -  
work, pui?ch-through elements 1 and. 2 ( r e f e r  t o  Figure 29a) 
a r e  spaced .020 inches from d.iod.e 4 i n  ord.er t o  red.uce t h e  
f r i n g i n g  f i e l d s  from i n t e r r o g a t e  l i n e s  I o r  IO a t  t h e  d.iode. 1 
I n  d,etermining a  s u i t a b l e  separa t ion ,  use  was made of t h e  
calculated,  d . i s t r ibu t ions  of fie1d.s i n  planes above a  current  
ca r ry ing  f l a t  conductor which a r e  presented. i n  F igure  36. The 
film-cond.uctor spacing parameter S i s  then approximately equal  
t o  the  thickness  of a  f i l m  s u b s t r a t e  which i s  about .010 inches .  
A mul t i l aye r  s t r u c t u r e  i n  which both magnetic l a y e r s  and c o n t r o l  
conductors were fabr ica ted .  on a  s i n g l e  s u b s t r a t e  would. solve 
the  problem of f r i n g i n g  f i e l d s .  I n  t h i s  case,  S would. be 
approximately .0002 inch ( t h e  th ickness  of an i n s u l a t i n g  l a y e r  
required. between magnetic f i l m  and. cond.uctors) and, t h e  f i e l d .  
from a  c o n t r o l  conductor would. be concentrated. above t h e  
cond.uctor ( r e f e r  t o  Figure 36, S = .2 m i l s ) .  Und.er these  
dond.itions, t h e  spacing between t h e  punch-through elements 
and d.5-ode 4 i n  t h e  memory c e l l  could. be red.uced. t o  rJ.004, inches,  
thereby red.ucing the  o v e r a l l  length  of t h e  c e l l  by .030 i nches .  
The use  of a  mul t i layer  s t r u c t u r e  would a l so  s impl i fy  t h e  hold 
conductor design s ince  t h e  f i e l d  above the  conductor would 
then be inver se ly  propor t ional  to  i t s  width.  An a d d i t i o n a l  
.025 inchcs reduct ion i n  c e l l  length  could be achieved i n  
tlii s m a D n  er , 
FIELD DUE TO 1 IN PLANE 
PARALLE t. TO CONDUCTOR 
THIN FLAT CONDUCTOR 
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Figure  36 Geometry fo r  calculation o f  field disrril~ution ahovc c u r r e n t  
car ry ing  flat conductor, (b) Bistrihution of t ii field for 
configuration in  part a ,  
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Combining the  improvements poss ib l e  wi th  punch-through t r a n s f e r  
e le r r le~~ts  aild those J u s t  descr ibed ,  a n e t  c e l l  l e n g t h  r educ t ion  
of .075 inches  i s  ob ta ined .  The f i n a l  dimensions would then 
be .120 inches  x .045 inches ,  which y i e l d s  an a r r a y  dens i ty  
of 185 b i t s  per  square  inch .  A delay per  b i t  of 4 +ec i s  
a t t a n i a b l e  under t h e s e  c i rcumstances .  
One f i n a l  p o i n t  i s  made concerning t h e  conf igu ra t ion  i n  F igure  
35b. It i s  seen t h a t  an a d d i t i o n a l  punch-through element 
and a s soc ia t ed  c o n t r o l  conductor may be incorporated i n  t h e  
c e l l  des ign .  The purpose of t h i s  modi f ica t ion  i s  t o  o b t a i n  
I t  an ove r r ide  mismatch" c a p a b i l i t y .  Then i n  t h e  ope ra t ion  
of t h e  c e l l ,  an output  i s  p o s s i b l e  on a  mismatch i f  Ip i s  
pu lsed .  This  f a c i l i t y  i s  u s e f u l  f o r  t h e  proximity search  t o  
be descr ibed i n  s e c t i o n  5.  
A d. iscussion of t h e  type  #2 DOT a s s o c i a t i v e  memory c e l l  i s  
p resented  n e x t .  
4 . 4  Type #2 Basic  Memory C e l l  
4 . 4 . 1  
The type #2 output  -on-mismatch DOT memory c e l l  s t r u c t u r e  
p r e s e n t l y  under i n v e s t i g a t i o n  i s  shown a t  25 t imes a c t u a l  
s i z e  and schemat ica l ly  i n  F igure  37, This  c e l l  design i s  
unique i n  t h a t  no f i l m - f i l m  t r a n s f e r  elements are requi red  
i n  t h e  channel conf igu ra t ion .  An a d d i t i o n a l  f e a t u r e  i s  t h e  
1 1  1 genera to r "  depicted i n  Figure 37b. A 1 genera tor  is a* 
Figure 37 Type #2 m e m o r y  cell - channel pat:ern a 25X (a) 
and schematic representation (b). 
channel segment whicl-1 behalies a s  a  source of d.omains of  
reversed, magnetization as  a  r e s u l t  of t h e  s t r a y  fie1d.s a s -  
sociated with an in ten t i a l ly -c rea ted .  d . i scont inui ty  i n  t h e  
low c o e r c i v i t y  magnet izat ion.  This d . iscont inui ty i s  obtained 
by s e l e c t i v e l y  pho to-etching a  ho le  through t h e  magnetic 
l a y e r  wi th in  the channel.  The wir ing p a t t e r n  f o r  t h e  c e l l  
c o n s i s t s  of two i n t e r r o g a t e  l i n e s ,  I and. 10, an e r a s e  con- 1 
d.uctor and. t h e  u s u a l  hold. conductor. 
The channel and c o n t r o l  conductor designs shown i n  Figure  37a 
a r e  based upon a  superimposed-film implementation of t h e  memory 
c e l l .  Due t o  t h e  s i g n i f i c a n t  film-conductor spacing which 
c h a r a c t e r i z e s  t h i s  type of mul t i layer  s t r u c t u r e ,  s p e c i a l  
a t t e n t i o n  must be given t o  t h e  placement of punch-through 
elements and i n t e r r o g a t e  l i n e s  and the  shape of the  hold 
1 1  l i n e  a s  previously described i n  sec t ion  4.3,  Improvements. I I 
This l e a d s  to  a  c e l l  which i s  l a r g e r  i n  s i z e  than the  component 
l o g i c  elements would imply. I n  the design of Figure 37, t h e  
l eng th  x width dimensions a r e  ,160 inches x .050 inches,  
y e i l d i n g  a  memory a r r a y  dens i ty  of 125 b i t s  per square inch .  
Since no narrow channel delays a r e  located i n  t h e  mismatch 
output  channels ( r e f e r  t o  Figure 37b),  the delay per c e l l  can 
be minimized to  -4 f s e c .  This compares q u i t e  favorably with 
t h e  8 ~ s e c  per c e l l  f i g u r e  f o r  t h e  type #1 c e l l  i l l u s t r a t e d  
i n  Figure 28. The use  of improved mul t i layer  f a b r i c a t i o n  
techniques w i l l  make poss ib le  a  redesign of the type #'2 c e l l  
o f  F i g u r c  3'7 and ,-. r edue t - ion  ir: tric d e l a y  f a c t o r  to -2,5 p s e c  
I 1  The "improvemen LE- \or. t ion of t h i s  sec t ion  coriiains a, d i scuss ion  
o f  t i q i  s  a n d  o the r  pe r t inen t  sub jec t s  concerning the  p o t e n t i a l  
c h a r a c t e r i s t i c s  of t h i s  c e l l  des ign .  
A d.etailed. d .escr ipt ion of the  opera t ion  of t h e  type #2 memory 
c e l l  i s  presented. n e x t .  It i s  suggested. t h a t  t h e  read.er 
r e f e r  t o  F igures  38a and. 38b which conta in  a specially-numbered. 
vers ion  of t h e  network schematic and, a t iming d.iagram f o r  t h e  
var ious  c e l l  ope ra t ions .  
4 . 4 . 2  C e l l  Operations 
Write I n  t h e  w r i t e  opera t ion ,  a d.omain t i p  i s  propagated. i n  
t h e  mismatch 0 output  channel by means of a general  d.rive 
f i e l d . .  I f  a 1 i s  t o  be w r i t t e n  i n t o  t h e  i n i t i a l l y  erased c e l l ,  
i n t e r r o g a t e  l i n e  IO i s  energized. when t h a t  t i p  reaches o r  passes  
punch-through element 1. This in t roduces  a second. t i p  i n t o  
channel 2 which continues t o  channel S v i a  element 10 .  A 
genera l  e rase  and. hold cycle  occurs  next ,  and. a d.omain of 
reversed, magnetization i s  stored, i n  channel S a s  a l l  o the r  
channels a r e  erased.. Since the  b inary  0 s torage  s t a t e  i s  
represented, by a completely erased. memory c e l l ,  IO i s  not  
energized i n  the  above sequence when a 0 i s  t o  be w r i t t e n .  
The erase-hold. opera t ion  i s  s t i l l  required.  i n  ord.er t o  e r a s e  
the  mismatch 0 output  channel and preserve the  1 ' s  w r i t t e n  
i n t o  o t h e r  memory c e l l s .  Figure 38b dep ic t s  the  t iming o f  t h e  
pulses  required i n  the w r i t e  opera t ion .  

P A -  R e i ' e r p ' n g  to F i g v r e  38a, jt i s  seen thzC channel 6 i c  
d ~ s i g n a t e d  a s  t h e  readout channel.  The x ' s  on e i t h e r  s i d e  
of 6 represent  t h e  pcss ib le  l o c a t i o n  of e l ec t rodes  f o r  a 
magnetoresistance readout element i f  t h i s  technique i s  employed, 
To perform t h e  read opera t ion ,  then, a  genera l  d r ive  f i e l d  i s  
applied and a  t i p  introduced and propagated i n  t h e  mismatch 1 
output  channel.  This  t i p  w i l l  en te r  the  c e l l  v i a  fanout  5 
and continue t o  t h e  readout l o c a t i o n .  I f ,  a t  t h e  beginning 
of t h e  cycle ,  t h e  c e l l  contained a  s tored  b i t  i n  S(X = l ) ,  i 
then a t  t h i s  time ga te  4 w i l l  be switched by a  t i p  propagating 
from S v i a  channel 3. An i n h i b i t  opera t ion  w i l l  take p lace  
a t  ga te  4 and no output  obtained.  If the  c e l l  were i n  t h e  
0 s t a t e  when t h e  read opera t ion  began, g a t e  4 w i l l  remain 
erased during t h e  cycle ,  and a  readout obta ined .  Thus, t h e  
presence (absence) of a  domain of reversed magnetization i n  
channel 6 i n d i c a t e s  a  0 (1) i s  s tored  i n  t h e  memory c e l l .  
Channel 6 cannot be erroneously switched by a  t i p  from t h e  
I I 1 generator '1  s i n c e  punch-through element 9 i s  n o t  ac t iva ted  
during t h i s  sequence of events .  The read cycle  i s  completed 
i n  the  usual  manner by a  genera l  e rase  and hold a s  shown i n  
the  timing diagram. This r e t a i n s  t h e  o r i g i n a l  information 
( i f  any) s tored  i n  channel S a s  the  o the r  channels a r e  erased 
i n  prepara t ion  f o r  subsequent opera t ions .  
Erase The t i p  s h ~ ~ t t l - l n g  technique described i n  conjunction 
P 
;.l\iiih t h e  improved type #I rnerriory c e l l  i s  a l s o  ernployed 'i-n 
performing a l o c a l  e rase  i n  t h i s  c e l l  des ign .  Figure 38a 
dep ic t s  the  ~h1~1ttl.e l e v e l  ~~rhici? coiv?cid.es w r i t h  t he  lower edge 
of the l o c a l  e ra se  conductor.  The opera t ion  takes place a s  
fo l lows.  A c o n t r o l  t i p  i s  propagated i n  t h e  mismatch 1 output  
channel by means of a  genera l  d.rive f i e l d .  a s  t h e  stored. domain 
t o  be erased. grows through channel 3 t o  ga te  4. When the  
c o n t r o l  t i p  reaches o r  passes  the  s h u t t l e  l e v e l ,  the l o c a l  
era,se conductor i s  pulsed. e ras ing  t h e  contents  of the  c e l l  
and. t h e  mismatch 1 output  channel up t o  the  s h u t t l e  l e v e l .  
Upon terminat ion of t h e  l o c a l  era,se pulse  t h e  con t ro l  and, 
information t i p s  propagate toward. ga te  8, t h e  former v i a  fanout  
7, the  l a t t e r  v i a  channel 3. With the  propagation delays 
properly ad.justed., t h e  c o n t r o l  t i p  w i l l  reach ga te  8 f i r s t  
and. i n h i b i t  propagation back i n t o  t h e  s to rage  channel S .  If 
no con t ro l  t i p  i s  p resen t ,  t he  information t i p  propagates 
through the main channel of ga te  8 i n t o  S t o  be retained.  
during t h e  subsequent genera l  erase-hold. cyc le .  Since t h e  
con t ro l  t i p  i s  present  i n  t h i s  case,  the  genera l  e rase  and, 
hold completely e rases  t h e  memory c e l l  includ.ing the  mismatch 
1 output  channel.  
The pulse  sequence f o r  t h e  l o c a l  e rase  i s  presented i n  F igure  
38b. It i s  important t o  note  t h a t  i n t e r r o g a t e  l i n e  I1 i s  
only energized one time during the  c y c l e .  I n  comparison, t h e  
type #1 c e l l  u t i l i z e s  two Il pulses  t o  perform t h e  same opera t ion  
( r e f e r  t o  Figure 29b), The w r i t e  and read sequences f o r  t h e  
tCype #? c e l l  j u s t  described al-so requii-e fewer con t ro l  pulses. 
Test i "or  Tvlatc, 
- 
) A type #2 memory cell as defined i n  
sec t ion  11,1 i s  one which produces an output on a  t e s t  f o r  
ma.tch when a  rnisinatcli occurs  between the  stored. and. search  
b i t s .  I n  the c e l l  d.esign und.er consid.eration, sepa ra te  channels 
a r e  required,  t o  c o l l e c t  t h e  mismatch 1 and. mismatch 0  ou tpu t s ,  
Ti and. T . . The l a t t e r  a r e  re la ted .  t o  t h e  
out  mm 1 l o u t  mm 0 
stored, b i t  X i  and, t h e  search b i t  Si, represented  by a  cu r ren t  
i n  I1 i f  Si = 1 o r  i n  IO i f  Si = 0, by t h e  fol lowing Boolean 
func t ions :  
1 
Ti t- I~ 9 xi, T~ = I  0 x 
ou t  mm 1 out  mm 0  0  i 
Tliat no t e s t  t i p  i s  required. i n  t h e  t e s t  f o r  match opera t ion  
i s  apparent from equation ( 9 ) .  As a  r e s u l t  of t h i s  important 
f e a t u r e  of t h e  type #2 memory c e l l ,  t h e  timing of c o n t r o l  
pulses  I1 and IO i s  no t  c r i t i c a l  and. t h e  minimum pu l se  width 
can be u t i l i z e d .  
Match 1 I n  t h e  match 1 opera t ion ,  a  c e l l  output  i s  required,  
when t h e  stored. b i t  X i  = 0, i . e . ,  channel S  i s  erased.. It 
I I  i s  f o r  t h i s  reason t h a t  t h e  1 genera tor"  ( s e e  Figure 38a) 
i s  incorporated. i n  the  memory c e l l .  To t e s t  f o r  match 1, 
the  genera l  d.rive f i e l d .  i s  appl ied and., a f t e r  a  s h o r t  d.elay, 
I i s  pulsed a c t i v a t i n g  punch-through element 9. Since a 1 
domain of reversed, magnetization i s  present  i n  9 from the  1 
genera tor ,  t he  punch through opera t ion  produces a  t i p  i n  
channel 6 which propagates toward fanout 5, I f  t h e  c e l l  
contained a  s tored b i t  (Xi = 1), gate  1 1 ~  i.s9 at t h i s  time, 
switched as  a  r e s u l t  of the  t i p  which propagated from channel 
S v i a  channel 3 before Il was energized.. Thus, an i n h i b i t  
w i l l  take p lace  a t  ga te  4 and. no c e l l  output  occurs .  I f ,  
however, the  c e l l  was i n i t i a l l y  erased. ( X  = 0 ) ,  a  mismatch 
i 
cond.ition e x i s t s  when I1 i s  pulsed .  I n h i b i t  g a t e  4 remains 
unswitched., and. t h e  t i p  r e s u l t i n g  from t h e  punch- through 
element 9 propagates through t h e  main channel of 4 i n t o  the  
mismatch 1 output  channel.  A genera l  erase-hold. cyc le  completes 
the  match 1 opera t ion  a s  i l l u s t r a t e d .  i n  Figure 38b. 
Match 0  The match 0  opera t ion  d.oes not  u t i l i z e  any i n h i b i t  
ga tes  and. t h e  i n t e r r o g a t e  pulse  IO need. not  be d.elayed, with 
r e spec t  t o  the  general  d.rive f i e l d . .  To perform t h e  match 0, 
the  genera l  d.rive f i e l d .  i s  applied. and. IO energized. a c t i v a t i n g  
punch-through element 1 0 .  I f  X = 0, channel S i s  erased. and 
i 
no output  w i l l  occur .  If Xi = 1, the  condi t ions  f o r  a  mismatch 
a r e  s a t i s f i e d .  (equat ion ( 9 ) )  and. a  t i p  i s  punched, through 
element 10  by IO. Und.er the  inf luence  of t h e  genera l  d.rive 
f i e l d . ,  t h i s  t i p  then propagates i n t o  t h e  mismatch 0  output  
channel v i a  channel 2 .  The usua l  general  erase-hold. occurs 
next  and. the  stored, b i t  i s  held. i n  channel S .  
Reviewing t h e  timing diagrams f o r  t h e  type #1 and type #2 memory 
c e l l s  presented i n  F igures  29b a,nd 38b respec t ive ly ,  it i s  seen 
t h a t  t h e  w r i t e ,  read,  and l o c a l  e rase  opera,tions a r e  performed 
w i t h  fewer con t ro l  pulses  ( I , ,  10) i n  the  type #2 s t r u c t u r e .  
i 
l ' u r i , i - i ~ r m o r e ~  no t e s t  t i p  i s  required i n  t h e  t e s t  f o r  match 
opera t ions  us ing  a t y p e  #2 c e l l .  As a r e s u l t ,  the minimum 
w i d t h  i n t e r r o g a t e  pulse may be employed i n  both the  t e s t  f o r  
match 1 and match 0 opera t ions .  Thus, on the average, l e s s  
power i s  consumed i n  performing t h e  b a s i c  c e l l  opera t ions  
with a  type #2 DOT memory c e l l .  
4.4.3 Memory Array 
The s implif ied.  schematic r ep resen ta t ion  of a  type #2 a s s o c i a t i v e  
memory c e l l  i s  presented. i n  Figure 39. This conf igura t ion  w i l l  
r ep lace  t h e  more d.etailed rep resen ta t ion  d.epicted. i n  F igure  
37b i n  t h e  remaining i l l u s t r a t i o n s  d.escribing a r r a y s  of t h i s  
b a s i c  s to rage  c e l l  f o r  performing search and processing oper-  
a t i o n s .  I n  t h e  f i g u r e ,  the  channels between t h e  c e l l  and t h e  
mismatch 0 and 1 output  channels a r e  shown a s  b i d i r e c t i o n a l  
pa ths .  It i s  r e c a l l e d  t h a t  domain t i p s  normally propagate 
i n t o  and o u t  of t h e  c e l l  i n  t h e  mismatch 0 and 1 output  channels .  
The in terconnect ion  of these  c e l l s  t o  form the bas ic  a r r a y  i s  
schematical ly  depicted i n  Figure 40 where t h e  word s l i c e s  run 
v e r t i c a l l y  and t h e  b i t  s l i c e s  h o r i z o n t a l l y .  It i s  noted t h a t  
a  mismatch 0 and mismatch 1 output  channel in terconnect  a l l  
b i t s  of a  word i n  what i s  e f f e c t i v e l y  a  p a r a l l e l  o rgan iza t ion .  
Thus, the  ou.tput,s from a l l  c e l l s  of a  word s l i c e  a r e  ORed 
together i n  t h e  two mismatch output  channels ,  I n  c o n t r a s t ,  
the outputs  i n  a word s l i c e  of a n  a r r a y  of t y p e  #1 memory 
c e l l s  a r e  AIdDed i n  t h e  ~ ~ 3 r d  cl?arlnei,  

A srna1.l 2 x 2 array o f  type # 2  s torage  c e l l s  was prepared. f o r  
eva lua t ion .  Figure 41  shows, a t  f i v e  times a c t u a l  s i z e ,  a  
composite of t h e  channel and. conductor p a t t e r n s  f o r  t h i s  a r r a y .  
The network conta ins  only two read.out conf igura t ions ,  each 
rep resen t ing  t h e  ORed, outputs  from t h e  mismatch 1 and. 0  output  
channels of a  word.. While complete t e s t i n g  of t h e  s t r u c t u r e  
was performed., proper opera t ion  of the 1 genera tors  was ve r i f i ed . .  
Based. upon the  successfu l  performance of t h e  type #1 c e l l s  i n  
t h e  f i r s t  a r ray  evaluated. ( r e f e r  t o  s e c t i o n  4 .3 .3) ,  no t e c h n i c a l  
problems a r e  expected. i n  t h e  opera t ion  of t h e  conf igura t ion  of 
Figure 41. 
4 .4 .4  Improvements 
Severa l  improvements a r e  poss ib le  i n  t h e  d.esign of t h e  type #2 
memory c e l l  shown i n  Figure 37a. To begin with,  hse  of a  
mul t i layer  s t r u c t u r e  would, permit a  red.uction i n  t h e  separa t ion  
between the  hold and IO i n t e r r o g a t e  l i n e s  ( r e f e r  t o  sec t ion  
4 . 3 . 4 )  from .040 t o  .010 inches .  The channel s t r u c t u r e  could. 
be compressed an ad.di t iona1 .030 inches i n  t h e  l eng th  d.imension 
and. .010 inches i n  t h e  wid.th d.imension t o  prod.uce a  f i n a l  c e l l  
s i z e  of .090 inches x .040 inches .  This implies  a  p o t e n t i a l  
a r r a y  d.ensity of 274; b i t s  per square inch .  The d.elay per  b i t  
would. then be approximately 2 .5  p s e c  . 
A design change i s  a l s o  required t o  ob ta in  a more s u i t a b l e  read-  
out  c).1annel. The schematic r ep resen ta t ion  of t h e  bas ic  ty-pe #2 
c e l l  i s  presented again i n  Figure 42a, I t c a n  be  rioted t h a t  
Figu re  41 Composite of channel and conductor configurations ar 7X 
of exper imental  memory  a r r a y  - type 112 ce l l s .  

t h e  read channel  i s  n o t  r e a d i l y  a c c e s s i b l e  by sense  l i n e s .  
B y  s h i f t i n g  t h e  p o s i t i o n  of t h e  1 gene ra to r  and adding a 
f anou t  element i n  channel  6 ,  t h e  improved c o n f i g u r a t i o n  shown 
i n  p a r t  b  o f  F igu re  42 i s  o b t a i n e d .  More optimum p o s i t i o n i n g  
of read.out element e 1 e c t r o d . e ~  i s  now p o s s i b l e  i n  t h i s  c a s e .  
A summary a.nd e v a l u a t i o n  of t h e  t ype  #1 and. #2 DOT memory c e l l s  
i s  presented.  n e x t .  
4 . 5  Summary of Improved Type #1 and Bas ic  Type #2 C e l l s  
The fo l l owing  t a b l e s  a r e  presented.  a s  a  b r i e f  summary of t h e  DOT 
a s s o c i a t i v e  memory c e l l s  i n v e s t i g a t e d .  It i s  ev iden t  t h a t  t h e  
t ype  #2 c e l l  i s  s u p e r i o r  t o  t h e  t ype  #1 c o n f i g u r a t i o n  on t h e  
b a s i s  o f  t h e  f a c t o r s  consid .ered.  
C e l l  
C e l l  C h a r a c t e r i s t i c s  
Cont ro l  
Type S i z e  Array Dens i ty  Delay Conductors 
- :-l o  I 4 I Bit y s e c  I n t e r r o g a t e  l=I1 
-- - ;- -- 
I n t e r r o g a t e  O=Io 
Local  Erase  - 
- 
2 -  
275 ~ i t s / i n  2 . 5  p s e c  Same a s  Above 
-- - - 
Word S l i c e  Outputs (N c e l l ~ - X ~ ) ,  Mi=Match i n  ith Type #1 C e l l  
C e l l  Opera t ions  
T e s t  For Tes t  For  
W r i t e  Read Local  Erase  Match 1 Match 0  
#1 Tes t  T i p  MlM2 --- ( l o g i c a l  AND i n  word channe l )  
-- --- - - - - -  - - - - - - -- - - - 





X1+X2 --- Xn - (Log ica l  OR i n  mismatch 1 ou tpu t  channe l )  
4-43 
- - 
I t i p  -- IO ' t i p  t i p  E I 
-- - - - -- - - - -- - 
-- - - .  - -  - - 
H ,  T e s t  
I 
H ,  Tes t  H ,  Tes t  H ,  Tes t  H ,  T e s t  
t i p  11, IO t i p  11 t i p  10, E j t i p  I1 I t i p  I 
- -  - - L  - - -___C-- 0  - 
H ,  T e s t  H, Tes t  H ,  T e s t  I H ,  I1 I H ?  10 
4 . 6  F i n a l  Memory Ce l l  Design --
4,6.1 In t roduct ion  
Of the  two b a s i c  c e l l  types considered i n  t h e  preceding sec-  
t i o n s  ( type  #1 output-on-match, type #2 output-on-mismatch), 
the  type #2 memory-logic s t r u c t u r e  was found t o  be super ior  
on the  b a s i s  of a r r a y  dens i ty ,  delay per  b i t  and s i m p l i c i t y  
of performing c e l l  ope ra t ions .  I n  add i t ion ,  an a r r a y  of type 
#2 c e l l s  i s  most s u i t a b l e  f o r  performing t h e  search and pro- 
cess ing  opera t ions  described i n  sec t ions  5 . 1  - 5 . 3  and sum- 
marized i n  sec t ion  5 .5 .  As a  r e s u l t ,  improvements i n  t h e  
e x i s t i n g  type #2 DOT memory c e l l  shown i n  f i g u r e  37 were 
sought.  It i s  r e c a l l e d  t h a t  an optimum layout  of t h e  i n h i b i t  
ga tes ,  punch-through elements, e t c . ,  i n  the  l a t t e r  would r e s u l t  
i n  a minimum c e l l  s i z e  of .090 inches ( l e n g t h )  by .040 inches 
(wid th ) .  While these  dimensions r ep resen t  a considerable  s i z e  
reduct ion from e a r l i e r  s t r u c t u r e s ,  smaller  conf igura t ions  a r e  
poss ib le .  
A c r i t e r i o n  was es t ab l i shed  t o  determine whether a  p a r t i c u l a r  
c e l l  design drawn schematical ly  i s  smaller  and hence optimum 
i n  comparison t o  another before the  channel p a t t e r n  photo 
mask i s  assembled. It i s  a s  follows: The network with the  
I! lowest number of l o g i c  l e v e l s "  i s  considered optimum. A 
I 1  l o g i c  l e v e l f f  c o n s i s t s  of one o r  more DOT elements, a  s to rage  
channel, a 1 genera tor ,  e t c , ,  along a l i n e  perpendicular  t o  
t3e f i l m  easy axis, A s  an example, cons ide r  t h e  memory c e l l  
of  Figure 37 redrawn rin f i g u r e  43, ?'lhris s t r u c t u r e  i s  charac- 
t e r i z e d  by t h e  fo l lowing  s i x  l o g i c  l e v e l s :  1) s torage  channel S, 
2 )  punch-through elements P and P 3) g a t e  G1, 4) punch- 1 2, 
through elements P3 and. P4, 5 )  g a t e  G and. 6 )  fanout  F . Assuming 
an average l o g i c  l e v e l  l eng th  ( p a r a l l e l  t o  t h e  easy a x i s )  of 
I! 
,015 inches ,  t h e  above s i x  l e v e l "  c e l l  would. be approximately 
.090 inches i n  l e n g t h .  
It i s  bel ieved t h a t  number and. type of elements contained i n  
the  conf igu ra t ion  of f i g u r e  43 w i l l  be  required.  i n  any DOT 
a s s o c i a t i v e  memory c e l l  which possesses  t h e  l o g i c a l  power 
f o r  performing a l l  of t h e  search and process ing  ope ra t ions  
described i n  s e c t i o n  5 .  Thus, a reduct ion  i n  t h e  number of 
memory c e l l  l o g i c  l e v e l s  from s i x  would most l i k e l y  be achieved 
1 1  by r e p o s i t i o n i n g  t h e  b a s i s  elements" i n  t h e  aforementioned 
design.  Furthermore, cons ider ing  t h e  f a c t  t h a t  t h r e e  l o g i c  
l e v e l s  a r e  requi red  f o r  t h e  i n t e r r o g a t e  1, i n t e r r o g a t e  0  and 
hold l i n e s  and. another  l e v e l  f o r  an i n h i b i t  g a t e  o r  ga te s ,  
a  c e l l  conta in ing  f o u r  l o g i c  l e v e l s  would appear t o  be optimum. 
4 . 6 . 2  General Descr ip t ion  
An improved, type #2 memory c e l l  was d.esigned, d.uring t h e  second. 
h a l f  of t h e  program. The network d.rawn schemat ica l ly  i n  f i g u r e  
44 c o n s i s t s  of on ly  f o u r  l o g i c  l e v e l s .  The l a t t e r  was made 
poss ib l e  by p o s i t i o n i n g  G and G 2  on a  s i n g l e  l e v e l  and F and S 1 
on a s i n g l e  l e v e l  (compare f i g u r e s  41 and 44). It 2 s  seen 

leTseis  i s 1  t21e o r i g i n a l  type #2 c e l l  c rosses  onLy t s~o  level:: 
i n  the new design.  I n  t h i s  case,  the l o c a l  e rase  f i e l d  can 
be generated with approximately one-half of t h e  cu r ren t  nor-  
mally required f o r  t h e  c e l l  of f i g u r e  43. 
The f i n a l  type #2 output-on-mismatch memory c e l l  i s  shown a t  
25 times a c t u a l  s i z e  and schematical ly  i n  f i g u r e  45. It i s  
to  be noted t h a t  t h e  fanout  element F i n  f i g u r e  44 has  been 
replaced by a  punch-through element i n t e r s e c t e d  by the  I0 
con t ro l  conductor and c i r c l e d  i n  f i g u r e  45b. This modif icat ion 
makes i t  poss ib le  t o  readout t h e  e x t e n t s  of a  word i n  p a r a l l e l  
even though a  t e s t  t i p  i s  required ( s e e  sec t ion  4 .6 .3  C e l l  
o p e r a t i o n s ) ,  a  f e a t u r e  n o t  a v a i l a b l e  i n  the  o r i g i n a l  type  #2 
c e l l  design ( s e e  f i g u r e  38). As i n  t h e  previously discussed 
c e l l  conf igura t ions ,  t h e  channel p a t t e r n  of f i g u r e  45a i s  
based upon a  superimposed-film implementation of t h e  memory 
c e l l  and. i s ,  t he re fo re ,  l a r g e r  i n  s i z e  than t h e  component l o g i c  
elements would. imply. The 1 X  d.imensions of t h e  c e l l  shown 
a r e  .120 inches ( l e n g t h )  by ,050 inches (wid.th) which gives 
an a r r a y  dens i ty  of 166 b i t s  per  square inch .  The d.elay per  
b i t  a s  determined by t h e  c e l l  length  i s  H 3  p s e c .  The use  of 
a  mul t i layer  f i l m  s t r u c t u r e  would lead t o  a  considerable  r e -  
duction i n  the  c e l l  s i z e  and delay f a c t o r  i n  the  manner d i s -  
cussed i n  sec t ion  4.4,4 f o r  the o r i g i n a l  type #2 c e l l ,  It i s  
predic ted  t h a t  an u l t i m a t e  c e l l  s i z e  of .070 inches x .0!40 
inci .~es is feasible. This iinplies a  p 3 t e n t j a l  a r r a y  dens i ty  
o f  360 b i t s  p e r  square inii~ arid delay per bit of '"1.5 ,as. 
Figure  45 F i n a l  type #2 memory c e l l  channel 
p a t t e r n  a t  25x and schematic 
r ep resen ta t ion  [:I. 
It i s  r eca l l ed  tha t  tlhe dens i ty  and delay f i g u r e s  f o r  t h e  or ig ina l -  
type #2 c e l l  a r e  275 b i t s  per square inch and 2 . 5  ysec r e s p e c t i v e l y ,  
A d .escr ipt ion of the  opera t ion  of the  f i n a l  type #2 c e l l  fo l lows .  
The numbered, network schematic and. t iming diagram a r e  presented. 
i n  f i g u r e s  46a and. 46b t o  a s s i s t  the  reader  i n  the  d.iscussion 
of the  bas ic  c e l l  ope ra t ions .  
4 . 6 . 3  C e l l  Operations 
Write -- To per fo r~n  a  wri+,e ~pe-~r i t , - i . l~n,  a IJ~:)r!lain t i.2 i.s pr32a- 
,+t;e l ;1.r1 :;;I.: I Y L ~  .~at:::~ 9 out2ixt channzl I>y :i~?a~i::; .) r a :?n:-leral 
dr ive  f i e l d . .  I f  a  1 i s  t o  be w r i t t e n  i n t o  the  i n i t i a l l y  
erased, c e l l ,  i n t e r r o g a t e  l i n e  I1 i s  energized when the  c o n t r o l  
t i p  reaches o r  passes  punch-through element 1. This prod.uces 
a  second. t i p  which propagates t o  channel S v i a  element 2 .  A 
genera.1 erase  and, hold. cyc le  occurs next and. a d.omain of reversed 
magnetization i s  s tored i n  channel S a s  a l l  o the r  channels a r e  
erased.. I f  a  0 i s  t o  be w r i t t e n  i n t o  the  i n i t i a l l y  erased. 
memory c e l l ,  I i s  not  energized s ince  t h i s  i n i t i a l  s t a t e  1 
represen t s  a  b inary  0. The erase-hold opera t ion  i s  s t i l l  
required i n  t h e  l a t t e r  case i n  order  t o  e rase  the  mismatch 
0 output  channel and preserve t h e  1 ' s  w r i t t e n  i n t o  o the r  
memory c e l l s .  Figure 46b dep ic t s  the t iming of t h e  pulses  
required f o r  t h e  wr i t e  opera t ion ,  It i s  seen t h a t  Il i s  pulsed 
near the  end of t h e  genera l  d r ive  pulse t o  insu re  t h a t  t h e  
t e s t  t i p  has propagated t o  the  l a s t  b i t  s l i c e  along t h e  word 
channel . 

Read The memory c e l l  readout channels a r e  designated by t h e  
-- 
8 i n  f i g u r e  468. To o b t a i n  a readout,  a  t e s t  t i p  i s  i n t r o -  
duced i n t o  the  mismatch 1 output  channel and propagated under 
t h e  inf luence of t h e  genera l  dr ive  f i e l d .  A t  a  spec i f ied  time, 
1 I the  i n t e r r o g a t e  l i n e  IO i s  pulsed and a  second t ipH e n t e r s  
t h e  c e l l  v i a  punch-through element 5 .  If  a t  t h e  beginning of 
t h e  cycle ,  t h e  c e l l  contained a  s tored b i t  ( X  = 1) i n  S, then i 
a t  t h i s  time g a t e  4 w i l l  be switched by a  t i p  propagating 
11 from S v i a  fanout  3.  As a  r e s u l t ,  t he  aforementioned second 
tip1' propagating towards ga te  4 v i a  channel 6 w i l l  be i n h i b i t e d  
and no output i n  channel 8 obtained.  If t h e  c e l l  were i n  t h e  
0 s t a t e  when the  read opera t ion  began, ga te  4 would remain 
I 1  
unswitched during t h e  cyc le  and the  second t i p 1 '  en te r ing  t h e  
c e l l  a t  5 would propagate through channel 6, g a t e  4, fanout  7 
and i n t o  t h e  readout channels designated 8 .  Thus a  readout 
i n d i c a t e s  the c e l l  i s  i n  t h e  0 s t a t e  and no readout impl ies  
a  1 i s  s tored t h e r e i n .  The 1 generator shown i n  f i g u r e  46a 
i s  i so la ted  from t h e  readout  channels by punch-through element 
11 s ince  I1 i s  not  energized during t h i s  cyc le .  The cycle  i s  
completed by a  genera l  e rase  and hold a s  shown i n  the  t iming 
diagram. This r e t a i n s  t h e  o r i g i n a l  information ( i f  any) 
s tored  i n  S a s  t h e  o the r  channels a r e  r e s e t .  
Erase A l o c a l  e rase  opera t ion  takes place i n  a  manner s i m i l a r  
t o  t h a t  described f o r  t h e  o r i g i n a l  type #2 memory c e l l ,  The 
t i p  s h u t t l i n g  technique i s  again employed with t h e  s h u t t l e  
l e v e l  indica ted  i n  fi-gure 46a. A con t ro l  t i p  i s  propagated 
i r l  the rrissmatcirl O outpu-t channel by  a genera l  d r ive  f i e l d  
and I energized when t h i s  t i p  reaches punch-through t r a n s f e r  
0 
element 9. This prod.uces a  second. t i p  i n  the  channel 1ead.ing 
t o  ga te  10 .  A t  t h i s  poin t ,  the  l o c a l  e rase  cond.uctor i s  pulsed, 
e ras ing  the  contents  of the  c e l l  up t o  t h e  s h u t t l e  l e v e l .  I f  
t h e  c e l l  was i n  the  1 s t a t e ,  a  d.omain of reversed magneti- 
za t ion  i s  now located. between fanout 3 and. punch-through element 
2 a s  we l l  a s  a t  t h e  s h u t t l e  l e v e l  i n  the  channel segment 
connecting elements 9 and . lO .  When t h e  l o c a l  e rase  pulse  
terminates ,  t h e  con t ro l  and information t i p s  propagate toward 
ga te  10, t h e  former switching t h e  ga te  p r i o r  t o  t h e  a r r i v a l  
of t h e  l a t t e r  i n  the  ga te  main channel.  The i n h i b i t  opera t ion ,  
mad.e poss ib le  by ad jus t ing  the propagation d.elays i n  two 
channels, prevents  the  information t i p  from propagating back 
i n t o  t h e  s to rage  channel S .  If no c o n t r o l  t i p  i s  p resen t ,  t h e  
information t i p  w i l l  reach S v i a  t h e  main channel of ga te  1 0  
and. be stored. t h e r e i n  during the  subsequent genera l  e rase-  
hold. ope ra t ion .  I n  the  p r i o r  case,  however, no information 
i s  contained i n  S p r i o r  t o  the  genera l  erase-hold cyc le .  The 
l a t t e r  then completely e rases  t h e  c e l l  and t h e  mismatch 0  
output  channel.  The timing of d.rive and. con t ro l  pulses  f o r  
the l o c a l  e rase  i s  d.epicted, i n  f i g u r e  4611. 
) The f ina.1 type #2 memory c e l l  con- 
t a i n s  separa te  channels t o  c o l l e c t  the  mismatch 1 and mismatch 
0 or? t p u t s  T and T* as i n  the origins-7 design 
i o u t  ml l o u t  rnm 0 
of f i g u r e  38a- T'nese oubputs a r e  r e l a t e d  t o  the  s tored b i t  
X .  end the  search bit Si, represented by a current  i n  I] i f  
i 
Si = 1 o r  I if Si = 0, by the  Boolean expressions: 0 
- 
T. 1- % Xi> Ti = I0 * Xi 
l o u t  rnm 1 ou t  rnrn 0 
Match 1 The match 1 opera t ion  produces an output  when t h e  
c e l l  i s  erased,  X1 = 0, and. II i s  pulsed.  The condi t ion  t h a t  
t h e r e  be a d.omain of reversed. magnetization i n  the memory c e l l  
11  although channel S i s  erased. i s  s a t i s f i e d ,  by the  1 genera to r"  
( see  f i g u r e  46a) which i s  i s o l a t e d  by punch-through element 
11. I n  t h e  t e s t  f o r  match 1 opera t ion ,  t h e  genera l  d.rive f i e l d .  
i s  energized and. I1 i s  pulsed .  The punch-through element 11 
permits a second, t i p  t o  propagate from t h e  1 generator  t o  fanout  
7 and. t h e  mismatch 1 output  channel v i a  ga te  4, channel 6 and. 
element 5 .  I f  the  c e l l  i s  i n  t h e  1 s t a t e  (Xi  = 1) ga te  4 
w i l l  be switched. by t h e  information contained i n  S v i a  fanout  
I! !I 3 and. i n h i b i t  t h e  above second. t i p .  No output  w i l l  be 
obtained. i n  the  mismatch 1 chs.nne1, i. e . ,  T .  = 0 s i g n i f y i n g  
'mm 1 
a match has occurred.. I f ,  however, t h e  c e l l  was i n  t h e  0 s t a t e  
( X i  = 0) channel S i s  erased. and g a t e  4 remains unswitched 
I I d.uring t h i s  opera t ion .  The second, t i p "  then propagates unin-  
h i b i t e d  through the  main channel of 4 through element 5 pro-  
ducing a mismatch 1 output ,  Ti = 1. The cycle  i s  completed 
rnrn 1 
by a genera l  erase-hold opera t ion  as  shown i n  figure 46b, 
Vatch 0 To per fo rm -Lne match 0 opera"con, i t  i s  necessary only 
t o  readout t h e  contents  of t h e  c e l l .  This accomplished by 
4 -53 
energizing I; when t h e  genera l  dr ive  i s  app l i ed .  if' X. 1 - 0, 
channel S i s  erased and no output  i n  the  mismatch 0 channel 
w i l l  occur .  If Xi = l, t h e  domain of reversed rr~agnetizatlon 
contained i n  S w i l l  propagate through ga te  10  and element 2 
( ac t iva ted  by 10) and en te r  the  mismatch 0  channel.  Hence, 
Ti = 1 i n d i c a t i n g  a  mismatch has taken p lace .  An e rase -  
rnm 0 
hold occurs  next  and the  stored. b i t  i s  re tained.  ir, S a s  a l l  
channels a r e  erased.. 
A comparison of t h e  t iming diagrams f o r  the  o r i g i n a l .  and. f i n a l  
type #2 memory c e l l s  presented. i n  f i g u r e s  38b and. 4611, shows 
t h e  d. i f ferences f o r  t h e  two channel conf igura t ions  i n  t h e  
performance of t h e  w r i t e ,  read and. l o c a l  e rase  opera t ions .  
F i r s t l y ,  the  w r i t e  func t ion  requ i res  t h a t  IO be pulsed i n  t h e  
former case while 11 i s  energized. i n  t h e  l a t t e r .  For t h e  read 
and l o c a l  e rase  opera t ions ,  n e i t h e r  I o r  I1 i s  pulsed. i n  t h e  0 
o r i g i n a l  design while IO i s  requi red  f o r  both i n  the  f i n a l i z e d  
s to rage  c e l l .  One of t h e  p r i n c i p a l  ad.vantages of t h e  l a t t e r  
i s  t h a t  read.out i s  c o n t r o l l a b l e  timewise by I 0  This s i m p l i f i e s  
t h e  s t rob ing  of the  output  s i g n a l  when ind . i c t ive  read.out i s  
employed. In  t h e  o r i g i n a l  c e l l  conf igura t ion ,  t h e  read.out 
I 1  t e s t  t ip" entered. the  c e l l  v i a  a  fanout  element. The read.out 
time thus  d.epended. upon t h e  p o s i t i o n  of a  c e l l  along the  word. 
(mismatch 1) channel.  The p e r t i n e n t  c h a r a c t e r i s t i c s  of t h e  
two type #2 memory c e l l s  a r e  summarized i n  t h e  t a b l e  which 
follows : 
SUMMARY OF TYPE #2 MEMORY CELLS 
C e l l  C h a r a c t e r i s t i c s  
C e l l  Cont ro l  
Type S i z e  Arra.y Densi ty  Delay Conductors 
-- -- &-.~..--.--.-...-.---.-A 
Basic  1 .090" x I n t e r r o g a t e  l=I1 
#2 i I n t e r r o g a t e  O = I o  
Local  Erase  - E i 
-- --- ..- -. -- .. -- 
F i n a l  .070" x Same a s  above 
#2 
- . .. - . . . . . . . -- . . -. .. _--i I
C e l l  Operat ions  
T e s t  For Tes t  For 
Wri te  Read Local  Erase  Match 1 Match 0  
4.6-4 Exuerimental Evaluation 
The f i n a l  type #2 memory c e l l  described above was evaluated 
experimentally.  Film samples containing t h e  channel p a t t e r n  
d.epicted i n  f i g u r e  45a and. seve ra l  modified. conf igura t ions  were 
fabr ica ted .  us ing  standard. s u b s t r a t e  processing techniques.  
A superimposed. f i l m  s t r u c t u r e  was then assambled. and the  com- 
p o s i t e  placed. on a  con t ro l  cond.uctor pa, t tern and. open faced., 
f l a t  genera l  d.rive c o i l  i n  t h e  Kerr magneto-optic t e s t  bench f o r  
t e s t i n g .  The con t ro l  cond.uctor s u b s t r a t e  contained, mul t i tu rn  
plated,  t h r u  ind.uctive pickup loops of t h e  type d.escribed. i n  
f i g u r e  18 ( s e c t i o n  2.3) f o r  d i r e c t  c e l l  read.out i n  ad.dit ion 
t o  t h e  bas ic  i n t e r r o g a t e  and. l o c a l  e rase  l i n e s .  Pu l se  t e s t  
equipment s i m i l a r  t o  t h a t  used. i n  the  opera t ion  of e a r l i e r  
memory a r rays  and, word. s e l e c t  networks was employed. i n  t h i s  
eva lua t ion  e f f o r t .  
The memory c e l l  d.esigns invest igated.  were s i m i l a r ,  d.iff e r i n g  
only i n  the  separa t ion  between i n t e r r o g a t e  1 and i n t e r r o g a t e  
0 c o n t r o l  l i n e s .  We r e c a l l  t h a t  t h e  superimposed. f i l m  s t r u c t u r e  
r e s u l t s  i n  a  l a r g e  f  ilm-cond.uctor spacing and. hence a  spread.ing 
of the  con t ro l  f ie1d.s a t  the  f i l m  su r face .  A minimum cond.uctor 
spacing was sought i n  t h e  experiment i n  ad.d.ition to  the  v e r i -  
f i c a t i o n  of t h e  b a s i c  c e l l  opera t ions .  
The use  of the Kerr e f f e c t  permits observat ion of d.omain t i p  
propagation and in tera ,c t ion  i n  only a s i n g l e  magnetic l a y e r  
of t h e  Lwo-layer networks, h e  por t lon  of the  cnannel p a t t e r n  
corresponding t o  %he broken l i n e s  i n  f i g u r e  45b was chosen 
f o r  observat ion s ince  t h i s  contained the  s torage  channel and 
1 1  
w r i t e  " punch-through element. Proper performance of the  
w r i t e  and. genera l  erase-hold, opera t ions  i s  e s s e n t i a l  t o  t h e  
o v e r a l l  funct ioning  of a  memory c e l l  and. thus ,  must be ve r i f i ed .  
before  t e s t  f o r  match and. read.out opera t ions  can be consid.ered.. 
The evalua t ion  of c e l l s  produced t h e  fol lowing r e s u l t s :  F i r s t l y ,  
the  w r i t e  and genera l  erase-hold opera t ions  were performed 
s a t i s f a c t o r i l y  i n  t h e  c e l l s  with an i n t e r r o g a t e  l i n e  separa t ion  
1 . 0 3 0 " .  Considering only  these  c e l l s  i n  t h e  remaining t e s t s ,  
t h e  t e s t s  f o r  match 1 and 0  were then v e r i f i e d  i n d i c a t i n g  
c o r r e c t  opera t ion  of t h e  1 genera tors ,  punch-through elements 
11, 2 and ga te  4 ( s e e  f i g u r e  46a) .  Observation of t h e  t i p  
readout s i g n a l  from channels 8 v i a  t h e  mul t i tu rn  induct ive  
pickup loops indica ted  t h a t  punch-through element 5 was opera t ing  
c o r r e c t l y .  General d r ive  and i n t e r r o g a t e  cu r ren t  margins of 
+ 20% were obtained f o r  these  opera t ions .  However, the hold 
- 
cur ren t  could n o t  be var ied to  t h i s  ex tent  without r e s u l t i n g  
i n  a  l o s s  of s tored  information o r  the  s torage  of domains of 
reversed magnetization i n  t h e  mismatch channels i n t e r s e c t e d  
by t h i s  conductor.  Although t h e  hold l i n e  was s p e c i a l l y  shaped 
t o  produce a  lower f i e l d  i n  the  v i c i n i t y  of these  mismatch 
channels,  the  l a r g e  film-conductor s e p a r t i o n  m.015 inches 
causes problems i n  t h i s  r e s p e c t .  A s imi la r  problem was ex- 
perienced i n  t h e  l o c a l  e rase  opera t ion  which requ i res  t h a t  c e l l  
e rasure  to  a spec i f ied  shv.t t le l e v e l  be obta ined .  A small 
reductLon in the  width of t he  e rase  conductor E should e l i m i -  
n a t e  t h e  occurrence of over e rasure  and loss of s tored informat ion .  
I n  summary, the  c e l l s  t e s t e d  performed. s a t i s f a c t o r i l y  except 
f o r  t h e  l o c a l  e r a s e  opera t ion .  A small modif icat ion i n  t h e  
p o s i t i o n  of g a t e  10 and. wid.th of cond.uctor E should solve t h a t  
problem. The minimum c e l l  s i z e  us ing  a superimposed f i l m  s t r u c -  
t u r e  appears t o  be .I25 inches x ,050 inches .  No mul t i l aye r  
networks were f ab r i ca ted , .  
5 SEARCH AND PROCESSING OPERATIONS 
---
5 . 1  1ntrod.uction 
One of the  more important f e a t u r e s  of a  DOT a s s o c i a t i v e  pro- 
cessor i s  i t s  a b i l i t y  to  perform search and, processing oper- 
a t i o n s  simultaneously over a l l  w0rd.s with a  minimum of e x t e r n a l  
l o g i c  and. s torage .  This comes a s  a  d i r e c t  r e s u l t  of (1) 
t h e  memory-logic c a p a b i l i t y  of the  ind.ivid.ua1 memory c e l l s  ; 
( 2 )  the  f a c t  t h a t  these  c e l l s  a r e  magnetically interconnected, 
i n  a  word, s t r u c t u r e  permi t t ing  s torage  of search r e s u l t s  i n  
another c e l l  without sensing; and. (3)  t h e  a b i l i t y  t o  perform 
combinational l o g i c  within the  s torage  medium as  previously 
d.escribed, i n  Sect ions  2, 3 and. 4. 
During t h e  program, algorithms and techniques were d.eveloped. 
f o r  performing t h e  bas ic  search and. processing opera t ions  nor- 
mally required. of a  general-purpose a .ssociat ive processor .  
The searches considered, a r e  the  fol lowing:  equa l i ty ,  i n e q u a l i t y ,  
maximum (minimum), proximity, and. the  i n t e r s e c t i o n  and. union 
of searches .  Processing opera t ions  studied. inc1ud.e f i e l d .  
addi t ion ,  operand addi t ion ,  summation, counting, s h i f t i n g ,  
complementing, l o g i c a l  sum and l o g i c a l  product .  In  the  d i s -  
cussion which fol lows,  each of these  opera t ions  i s  defined 
and the  techniques f o r  accomplishing them i n  a r rays  of type 
#l and type #2 memory c e l l s  descr ibed,  A word length  of 100 
b i t s  i s  assumed f o r  the  purpose of determining the  bas ic  search 
t ime.  Methods of processing the  r e s u l t s  of searches such a s  
the resolving of multiple matches, generation of the add.ress 
of a  match word., and. readout of t h e  match w0rd.s a r e  a l so  d.is- 
cussed.. In  each case,  a  memory s i z e  of 1000 words i s  assumed.. 
A summary of the  times required. t o  perform a l l  opera t ions  i n  
t h e  two a r rays  under consid.eration i s  presented. which shows 
t h a t  an a r r a y  of DOT type #2 c e l l s  i s  most s u i t a b l e  f o r  con- 
s t r u c t i n g  an a s s o c i a t i v e  processor .  The sec t ion  conc1ud.e~ 
with a d.escr ipt ion of a  combined. l o g i c  s t r u c t u r e  f o r  search 
and processing opera t ions .  
5.2 Search Operations 
Equal i ty  Search 
The c a p a b i l i t y  of performing an equa l i ty  search i s  required 
i n  most, i f  not  a l l ,  a s s o c i a t i v e  memories f o r  space a p p l i -  
c a t i o n ~ . ~  This search i s  defined. a s  the  opera t ion  of f i n d i n g  
a l l  s to red  w0rd.s which a r e  equal t o  a search word. i n  a l l  
unma.sked. b i t  p o s i t i o n s .  To d.escribe t h i s  opera t ion  l o g i c a l l y ,  
we consid.er two cases:  f i r s t ,  a  memory i n  which t h e  stored. 
words M1 a r e  composed of N type #1 output-on-match memory 
c e l l s ;  and. second., an a r r a y  of w0rd.s M2 composed. of N type  
#2 output-on-mismatch memory c e l l s .  With the  search word. 
denoted. by S, and t h e  ith search and s to red  b i t s  by Si and 
X , t he  Boolean expressions f o r  the  equa l i ty  search a r e  g iven  
i 
by: 
where 2 and represent  t h e  l o g i c a l  sum and l o g i c a l  product .  
While equations (10) and. (11) a r e  equivalent ,  we a s s o c i a t e  t h e  
former with the  type #1 c e l l  and t h e  l a t t e r  with t h e  type #2 
t h  
c e l l  f o r  the  fol lowing reason: The i terms represent  the  
output  of a  c e l l  d.uring a  match opera t ion .  We r e c a l l  from 
sec t ions  4 . 3  and 4 . 4  t h a t  i n  an M1 word,, t h e  c e l l  outputs  a r e  
l o g i c a l l y  ANDed. i n  t h e  word channel; whereas t h e  c e l l  outputs  
i n  an M2 word. a r e  l o g i c a l l y  summed. i n  the  mismatch output  
channels.  Therefore, equation ( l o ) ,  which rep resen t s  a  l o g i c a l  
product o r  AND (cond.it ion f o r  a l l  matches), i s  most app l i cab le  
t o  stored. w0rd.s M while the  l o g i c a l  sum expression given by 1 ' 
(11) (cond.ition f o r  no mismatches) i s  most s u i t a b l e  f o r  stored. 
words M . 2 
Memory Array--Type #1 Cel l s  I n  a  DOT a s s o c i a t i v e  memory a r r a y  
composed of t h e  type #1 memory-logic c e l l s ,  t h e  equa l i ty  search  
c o n s i s t s  of performing, simultaneously on a l l  word.s, a  s e r i e s  
of tes t-for-match opera t ions  on a l l  unmasked b i t  s l i c e s  during 
one genera l  d r ive  cyc le .  The opera t ion  can be described a s  
11 a l l  p a r a l l e l ' 1  s ince  a l l  b i t s  a r e  in ter rogated  simultaneously.  
However, the  a c t u a l  t e s t s  f o r  match a r e  performed sequen t i a l ly  
i n  a  given word by a  t e s t  t i p  which propagates from b i t  t o  b i t  
i n  t h e  word channel before reaching tile match output channel.  
Figure 47 schemaLically depicts the portion of a s impl i f ied  
memory a r ray  p e r t i n e n t  t o  t h e  equa l i ty  search opera t ion ,  In  
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Figure 47 Memory army of type #1 cells rind logic config- 
uration pertinepit to t h e  equality search operi~tion. 
the f i g u r e ,  the w o r d  s l i c e s  run vertical1.y a,nd the b i t  s l i c e s  
h o r i z o n t a l l y .  To perform the  search, the  nuclea te  l i n e  i s  
pulsed and t e s t  t i p s  a r e  iintroduced. i n t o  each word. channel 
a t  l o c a t i o n  T .  The f i r s t  h a l f  of t h e  t e s t  f o r  match opera t ion  
takes place a s  d.escribed. i n  sec t ion  4 . 3  with t h e  appropr ia t e  
i n t e r r o g a t e  l i n e s  being pulsed, a s  t h e  t e s t  t i p  propagate d.own 
the  word. cliannels. I n  those w0rd.s equal t o  the  search word., 
i . e . ,  i n  w0rd.s which s a t i s f y  
t h e  t e s t  t i p  propagates uninhibi ted.  through t h e  e n t i r e  word. 
channel t o  t h e  output  channel.  I n  the  o the r  w0rd.s which 
contain one o r  more mismatches, the  t e s t  t i p  i s  inhib i ted .  by 
the  f i r s t  c e l l  containing a  mismatch, and. thus  never reaches 
the  output  channel.  With genera l  d.rive f i e l d .  s t i l l  applied., 
11 
c o n t r o l  l i n e  E i s  pulsed. and. t h e  match" t i p s  a r e  punched. 
through elements Fl i n t o  t h e  f l a g  b i t  memory c e l l s  f l .  A 
genera l  e rase  and. hold  occurs next ,  e ras ing  a l l  channels while  
r e t a i n i n g  a l l  stored. b i t s  Xi and, f l a g  b i t s  f  . Thus, a t  t h e  
1 
end of t h e  equa.l i ty search, a  f l a g  b i t  i s  stored, i n  each word. 
s a t i s f y i n g  t h e  search .  
The minimum f u n c t i o n a l  requirement of t h e  f l a g  b i t  memory 
c e l l  i s  t h a t  it be poss ib le  t o  propagate the  f l a g  b i t  i n t o  
t h e  word charinel f o r  an on-match opera t ion ,  We r e c a l l  t h a t  
the  Lype $11 c e l l  desigfi i s  not  provided with t h i s  c a p a b i l i t y .  
A second requirement is that t h e  c e l l  contain a  readout con- 
f i g u r a t i o n  which makes i t  poss ib le  to  generate  an address f o r  
each word. 'l'hese f e a t u r e s  a r e  described i n  g r e a t e r  d e t a i l  l a t e r  
i n  t h i s  s e c t i o n .  
The time required. t o  perform t h e  equa l i ty  search i n  the  manner 
d.escribed. above i s  equal t o  t h e  propagation d.elay i n  the word. 
channel from T t o  the  output  channel and. i s  thus  d . i r ec t ly  
propor t ional  t o  t h e  number of b i t s  per word. of memory. Using 
the  delay f a c t o r  of 4 psec per b i t  f o r  t h e  improved. type #1 
c e l l ,  a  memory with a  word. length  of 100 b i t s  would., t he re fo re ,  
r equ i re  approximately 400 sec f o r  an e q u a l i t y  search.  This 
f i g u r e  can be s i g n i f i c a n t l y  reduced. by mod.ifying the  a r r a y  
d.esign shown i n  Figure 47. For example, two "nucleate  t e s t  
tipH l i n e s  can be used., one a t  e i t h e r  end of t h e  a r ray ,  and t h e  
output  channel and f l a g  memory c e l l s  shif ted.  t o  t h e  cen te r  
0 
of t h e  w0rd.s. This would. n e c e s s i t a t e  a  180 r o t a t i o n  of one- 
ha l f  of the  memory c e l l s  and. t h e  add i t ion  of an AND ga te  pe r  
word. a t  the  input  t o  the  f l a g  memory c e l l  a s  shown i n  Figure 
48. Thus, the  two ha lves  of t h e  a r r a y  would. be searched i n  
p a r a l l e l  and. t h e  r e s u l t s  ANDed. on a  per-word. b a s i s  before  
a  match t i p  can be w r i t t e n  i n t o  the  f l a g  b i t  memory c e l l .  
A 50 per  cent  red.uction i n  search cycle  time i s  poss ib le  i n  
t h i s  manner. 
The technique of divid ing  the  b i t s  of a l l  words i n t o  two seg- 
~ n e n t s  can be readily implemented if a l l  of the bits of a given 
Figure 48 Modified array of Figure 47 for rectucing 
equal iq  search t ime.  
word are contained i n  one magnetic f i l m  plane.  However, i f  
mul t ip le  f i l m  planes must be u t i l i z e d  due to  t h e  s i z e  of the 
c e l l s ,  or i f  f u r t h e r  segmentation i s  desired on a given f i l m  
plane,  i t  must then be poss ib le  t o  l o g i c a l l y  AND t h e  s p a t i a l l y -  
separated r e s u l t s  of t h e  ind iv idua l  equa l i ty  searches a t  t h e  
time they occur i f  t h e  o v e r a l l  search time i s  t o  equal t h e  
segment search time. This  could be accomplished by e l e c t r i c a l  
readout and comparison techniques,  bu t  t h e  hardware c o s t  would 
be p r o h i b i t i v e ,  e . g . ,  one sense ampl i f i e r  per search segment 
per word.. A more s u i t a b l e  approach would be t o  use  the  g a l -  
vanomagnetic t r a n s f e r  elements d.escribed i n  sec t ion  2 . 3  t o  
r a p i d l y  t r a n s f e r  information ( r e s u l t s  of ind iv idua l  searches)  
across  a f i l m  plane o r  between f i l m  planes t o  t h e  DOT AND 
g a t e  f o r  f i n a l  processing.  The t r ade -o f f s  between search time 
and. system complexity which r e s u l t  a s  t h e  number of segments 
i s  increased. and. more t r a n s f e r  elements a r e  employed. have 
n o t  been invest igated. .  
The conf igura t ions  of type #2 
c e l l s  and output  channels required f o r  the  e q u a l i t y  search 
a r e  i l l u s t r a t e d  schematically i n  Figure 49. Refer r ing  t o  t h e  
l a t t e r ,  t h e  word s l i c e s  run v e r t i c a l l y  and b i t  s l i c e s  h o r i -  
z o n t a l l y .  Col lec t  mismatch 1 and 0 output  channels f o r  each 
word a r e  ORed by fan- in  elements 1. Gates 2, t h e  1 genera tors  
and t h e  f l a g  b i t  memory c e l l s  fl a r e  used f o r  i n v e r t i n g  t h e  
mismatches t o  obta in  the  matches and s t o r l n g  these  r e s u l t s .  
Figure 49 Memory a r r a y  of type #2 ce l l s  and logic 
configuration pertinent to t h e  equality s ea rch  
operation. 
To perform the  equa l i ty  search,  a t e s t - f  o r  -match opera t ion  
i s  performed, on a l l  b i t s  i n  p a r a l l e l  by energizing t h e  genera l  
d.rive f i e ld .  and. t h e  appropr ia te  i n t e r r o g a t e  l i n e s  a s  described. 
i n  sec t ion  4.4. The w0rd.s which a r e  equal  t o  t h e  search 
word, w i l l  s a t i s f y  
and. thus no t i p s  w i l l  be present  i n  t h e  c o l l e c t  mismatch output  
channels.  I n  t h e  o t h e r  w0rd.s which contain one o r  more mis- 
matches, one o r  both of t h e  mismatch output  channels w i l l  
conta in  a  d.omain t i p  which, und.er t h e  inf luence  of the  general  
d r ive  f ie ld . ,  propagates t o  element 1 and. i n t o  ga te  2 .  
A t  t h i s  poin t  i n  t h e  cycle ,  t h e  r e s u l t s  of t h e  search must 
be inver ted  and. w r i t t e n  i n t o  t h e  f l a g  b i t  memory c e l l s .  This 
opera t ion  i s  accomplished. by energizing con t ro l  l i n e s  El and. 
E2. I n  t h e  w0rd.s which s a t i s f y  the  search, g a t e  2 remains 
unswitched., and. an output  t i p  from t h e  1 generator  i s  w r i t t e n  
i n t o  the  f l a g  memory c e l l .  I n  t h e  w0rd.s which contained a 
mismatch, ga te  2 i s  switched. and, propagation t o  t h e  f l a g  c e l l  
i s  inhib i ted . .  Thus, no information i s  w r i t t e n  i n t o  t h e  f l a g  
c e l l .  The usua l  genera l  e rase  and.hold. complete t h e  c y c l e .  
A f l a g  b i t  i s  then stored. i n  each word., s a t i s f y i n g  the  search .  
The equa l i ty  search cycle  time i s  determined, f o r  the  most 
p a r t ,  by the  time required to  propagate a  mismatch output  t i p  
through a,n e n t i r e  mismatch output channel,  With the delay 
per c e l l  being about 2.5 y s e c  ( r e f e r  t o  sec t ion  4-4), a word 
length of  100 b i t s  would imply a  cycle  time of approximately 
2 5 0 y s e c .  This f i g u r e  can be halved by organizing the  memory 
a r ray  to  c o l l e c t  mismatches a t  the  cen te r  of t h e  word. This 
i s  depicted i n  F i m r e  50. Addit ional  reduct ion  i n  t h i s  search 
time can be rea l i zed  us ing  the  techniques described previous ly .  
5.2.2 Inequa l i ty  Search 
The inequa l i ty  search i s  defined as  t h e  opera t ion  of f i n d i n g  
t h e  stored. w0rd.s X which a r e  g r e a t e r  o r  l e s s  than a  search 
word S .  I f  we define X d  a s  the most s i g n i f i c a n t  b i t  i n  which 
X .  # S .  then l o g i c a l l y  
1 1 
X )  S  i f  X = 7- and. Sd  = 0 d. 
X (  S  i f  X d  = 0 and. S d  = 1. 
The opera t ion  requ i res  t h a t  the  mismatch cond.ition i n  the 
most s i g n i f i c a n t  b i t  f o r  which Xi # Si be d.eterminable. This  
requirement cannot be s a t i s f i e d .  with type #1 c e l l s  s ince  no 
output occurs f o r  a  mismatch. The oppos i te  i s  t r u e  i n  t h e  
case of t h e  type #2 c e l l .  
The method, of performing the  
i n e q u a l i t y  search i n  t h i s  type of a r ray  i s  based upon an 
4 
algori thm app l i cab le  t o  an a s s o c i a t i v e  memory with an a l l -  
p a r a l l e l  e q u a l i t y  search c a p a b i l i t y .  The algorithm requ i res  
a  number of e q u a l i t y  searches eq~lal. t o  the number oC 1's 
(0's) i n  t h e  search word depending on whether a grea ter - than  
Figure 50 Modified array of F i e r e  49 for  reducing ecluality 
search t ime.  
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( l e s s - t h a n )  search i s  being perfou'med. No change i n  the  
memory a r r a y  conf igura t ion  u t i l i z e d  f o r  t h e  equa l i ty  search 
i s  necessary.  
The proced.ure f o r  a  g rea te r - than  ( l e s s - t h a n )  search i s  a s  
fol lows : 
1. Convert t h e  l e a s t  s i g n i f i c a n t  O (1) of t h e  search 
word. t o  a  1 ( 0 ) .  
2 .  Masking out a l l  b i t s  of l e s s e r  s igni f ica ,nce  than 
t h e  converted b i t ,  perform an e q u a l i t y  search with 
t e s t  t i p s  i n  t h e  standard. manner. A f l a g  b i t  i s  
then stored., s a t i s f y i n g  t h e  search word. (and. remains 
t h e r e i n  through subsequent sea rches ) .  These w 0 r d . s  
a r e  members of the  s e t  which i s  grea ter - than  ( l e s s -  
than)  t h e  search word.. 
3. Repeat s t eps  1 and. 2 u n t i l  a l l  of the  0 ' s  ( 1 ' s )  i n  
the  search word. have been converted.. A t  t h i s  po in t ,  
a l l  of the  w0rd.s s a t i s f y i n g  these  searches contain 
a f l a g  b i t .  This i s  t h e  complete s e t  of w 0 r d . s  g r e a t e r -  
than ( l e s s - t h a n )  the  search word.. 
Since t h e  number of 1 ' s  o r  0 ' s  i n  the  search word w i l l  change 
from one i n e q u a l i t y  search t o  another,  t h e  cycle  time f o r  
t h i s  opera t ion  us ing  the  type #1 c e l l s  cannot be p r e d i c t e d ,  
On t h e  average, however, ha l f  of the  S i t s  w i l l  be 1. Thus, i n  
a memory with a  100-bi t  word l eng th ,  50 equa l i ty  searches w i l l  
b e  requi red ,  on t h e  au-ex-age, t o  perform a  s i n g l e  inequa l i ty  
search .  
Memory Array--Type #2 Cel l s  The inequa l i ty  search can be 
-- --- 
implemented q u i t e  r e a d i l y  us ing  type #2 s torage  c e l l s  s ince  
the  output sLgnal (domain t i p )  not only ind. icates  a  mismatch 
cond.ition but a l s o  i d . e n t i f i e s  t h e  type of mismatch which has  
occurred.. This  t e r n a r y  output c a p a b i l i t y  (mismatch 1, m i s -  
match 0, no mismatch) g r e a t l y  s impl i f i e s  t h e  t a s k  of d . i s t in-  
guishing between grea ter - than  and. l e s s - than  mismatch cond.it ions.  
The proc ed.ure f o r  p e ~ f o r m i n g  t h e  i n e q u a l i t y  search opera t ion  
i s  based, upon t h e  r e s u l t s  of an equa l i ty  search performed. on 
a l l  b i t  s l i c e s  of t h e  memory i n  p a r a l l e l .  A mismatch i n  any 
b i t  of any word. ind. icates  an inequa l i ty  which i s  represented 
by t h e  presence of a  d.omain of reversed, magnetization i n  one 
o r  both of t h e  mismatch output  channels of  a  word. s l i c e .  The 
type of inequa l i ty ,  grea ter - than  o r  l e s s - than ,  i s  determined, 
by id .ent i fying the  output  channel conta in ing  t h e  h ighes t  
order  (most s i g n i f i c a n t )  mismatch. I n  t h i s  opera t ion ,  t h e  
domain t i p  r ep resen t ing  t h e  h ighes t  ord.er mismatch i s  used 
t o  i n h i b i t  a  lower ord.er mismatch from reaching t h e  inequa l i ty  
t e s t  l o c a t i o n  and. thereby prod.ucing a  f a l s e  ou tpu t .  
Figure 51 dep ic t s  t h e  now-familiar a r ray  of type #2 memory 
c e l l s  and the  a d d i t i o n a l  channel and con t ro l  conductor con- 
f i g u r a t i o n s  p e r t i n e n t  only t o  the  i n e q u a l i t y  search operat ion,  
With reference  t o  t h e  f i g u r e ,  ga te  1 ( 2 )  performs t h e  func t ion  
of i n h i b i t i n g  t i p  propagation t o  the  i n e q u a l i t y  t e s t  l o c a t i o n  
i r l  "cie ~nisrnatch 0 (1) output  channel wrlen t h e  most s i g n i f i c a n t  
F igure 5 1. Mernosy array of #2 cells Lhnd logic codipra - 
tion ~er t inenk-  to t h e  anequality search owrattm. 
misrnatcl~ o c c u r s  i n  the mismatch 1 (0) output  channel.  DependTng 
upor1 t h e  search c r i t e r i o n ,  i . e . ,  g rea ter - than  o r  l e s s - than  
con t ro l  conductors I o r  IL a r e  energized, t o  a c t i v a t e  punch- G 
It through elements 3 o r  4, enabl ing a  mismatch" t i p  t o  e n t e r  
the  f l a g  b i t  memory c e l l  f l  f o r  s torage .  
A t y p i c a l  inequa l i ty  search takes  p lace  a s  fol lows:  A t e s t  
f o r  match ( f i r s t  h a l f  of the equa l i ty  search)  i s  i n i t i a l l y  
performed. on a l l  b i t  s l i c e s  of the  a r r a y  i n  p a r a l l e l .  The 
mismatch 0 (1) output  channel w i l l  contain a  d.omain i f  a t  
l e a s t  one memory c e l l  t e s t e d  f o r  a  0 (1) contains  a  1 ( 0 ) .  
I f  t h e  h ighes t  ord.er mismatch occurs  i n  t h e  mismatch 0 channel,  
then X ) S ;  whereas X<S i f  t h a t  output occurs i n  the  mismatch 
1 channel.  Und.er the  in f luence  of a  genera l  d r ive  f i e ld . ,  output  
t i p s  a r e  propagated. t o  t h e  t e s t  l o c a t i o n s  a t  t h e  end of a  
word. n e a r e s t  the  most s i g n i f i c a n t  b i t .  I f ,  f o r  example, X b S ,  
t h e  output  information w i l l  f a n  out a t  5, propagate t o  g a t e  2 
and, i n h i b i t  any lower ord.er output  t i p  i n  the  mismatch 1 channel .  
The f a c t  t h a t  mismatch outputs  from t h e  d . i f fe rent  order  b i t s  
a r e  d.elayed. i s  due t o  the  phys ica l  d i s t ance  between c e l l s .  
I f  i s  t h i s  e f f e c t  which makes the  i n h i b i t  and. thus  separa t ion  
of i n e q u a l i t i e s  poss ib le .  
With t h e  r e s u l t  of t h e  search now contained i n  the  X> S channel, 
t h e  f i n a l  opera t ion  of w r i t i n g  i n t o  t h e  f l a g  b i t  s torage  c e l l  
takes place by energizing e i t h e r  I o r  IL. I f  a  g rea te r - than  
G 
J-1 search dere i u i  ePPecJ~, ,ne w o r d  fr, questioli satisfies t h i s  
c r i t e r i o n  and a  d.omain of reversed, magnetization i s  stored. 
i n  the  f l a g  c e l l .  I f ,  however, a  l e s s - than  search were be ing  
performed., no information i s  w r i t t e n  i n t o  t h e  f l a g  c e l l  s ince  
no output  t i p  i s  present  i n  t h e  X< S channel.  The cycle  
end.s with a  genera l  e rase  and hold.. 
The inequa l i ty  search can be performed. i n  t h e  same cycle  
time a s  t h e  equa l i ty  search us ing  t h e  type #2 memory c e l l .  
Recal l ing  t h e  f a c t  t h a t  approximately 50 e q u a l i t y  searches 
a r e  required. us ing  the  type #1 c e l l ,  i t  i s  apparent t h a t  t h e  
implementation d.epicted. i n  Figure 51 i s  t h e  more s u i t a l b e  ap- 
proach. Furthermore, t h e  techniques which may be u t i l i z e d .  t o  
speed. up an e q u a l i t y  search ( re-organiza t ion  of t h e  ar ray ,  
segmentation of b i t s ,  e t c  . )  can be appl ied  t o  t h e  i n e q u a l i t y  
search .  
5 .2 .3  Maximum (Minimum) Search 
The maximum (minimum search i s  d.efined as  t h e  opera t ion  of 
find.ing t h e  stored. word, which has t h e  l a r g e s t  ( s m a l l e s t )  
magnitud.e. I f  i t  unique i n  t h a t  t h e r e  i s  a  d.epend.ency between 
w0rd.s and. no search word i s  required. .  The search must pro- 
ceed, i n  a  b i t - s l i c e  manner from the most s i g n i f i c a n t  end, and. 
r equ i res  t h a t  t h e  output  from a  given b i t  s l i c e  comparison 
be used t o  opera te  l o g i c a l l y  on t h e  succeed.ing lower-ord.er 
b i t s ,  The following scheme, based, upon a  memory a r ray  i n -  
~o.rp<jratir lg a sn i f i t i~ ig  c a p a b i l i t y  ii;ii.thirl worid sl.ri.ce, has 
been conceived. f o r  performing the  maximum (minimum) search opera t ion .  
To beg in  with,  the  contents  of a l l  memory c e l l s  a r e  s h i f t e d ,  
i n  p a r a l l e l ,  one b i t  length  per cycle ,  toward readcut channels 
located a t  t h e  most s i g n i f i c a n t  end of t h e  words. A sense 
l i n e  in terconnect ing  a l l  words a t  t h a t  l o c a t i o n  performs an 
OR funct ion  of t h e  outputs  on a  p e r - b i t - s l i c e  b a s i s ,  i . e . ,  
t he  sense l i n e  d e t e c t s  t h e  presence of one o r  more 1 ' s  (domain 
t i p s )  i n  successively lower-order b i t  s l i c e s  a s  s h i f t i n g  
opera t ions  progress .  
When t h e  b i t  s l i c e  containing t h e  f i r s t  1 o r  1 ' s  i s  sensed., 
a  con t ro l  l i n e  i s  energized.. The l a t t e r  performs t h e  func t ion  
of permanently i n h i b i t i n g  subsequent outputs  i n  those words 
which d.o no t  conta in  a  1 in  t h a t  p a r t i c u l a r  b i t  s l i c e .  Each 
cycle  i n  which 1 o r  more 1 ' s  a r e  sensed. r e s u l t s  i n  a  permanent 
i n h i b i t  (d .elet ion from f u r t h e r  consid.erat ion)  of t h e  w0rd.s n o t  
containing a 1, but  s t i l l  "ac t ive"  from t h e  previous cyc les .  
When no 1 ' s  occur,  no i n h i b i t s  r e s u l t ,  and t h e  a c t i v e  w 0 r d . s  
remain a c t i v e .  I n  t h i s  manner, t h e  maximum word. o r  w0rd.s a r e  
those which a r e  no t  inhibi ted. ,  i . e . ,  remain a c t i v e  a f t e r  t h e  
l e a s t  s i g n i f i c a n t  b i t  s l i c e  has been sh i f ted .  t o  t h e  read.out 
channel and. sensed.. 
To perform a minimum search,  t h e  complement of the  information 
s tored i n  each memory c e l l  i s  operated on i n  t h e  above manner. 
The word o r  words a c t i v e  a t  t h e  end of t h e  sequence a r e  minimum, 
but appear a s  maximum as  a  r e s u l t  of the  complementation. 
Memory A I s  The word-slice sh i f  king capability 
-
required f o r  t h e  maximum (minimum) search cannot be obtained 
us ing  the  type $1 memory c e l l .  I t  1 s  r e c a l l e d  ( r e f e r  t o  sec t ion  
4 .3 )  t h a t  t h i s  design does no t  provide f o r  a  readout of t h e  
s tored  information i n t o  t h e  word channel wi th in  which t h e  
s h i f t i n g  opera t ion  would take  p lace .  The use of an a d d i t i o n a l  
con t ro l  conductor t o  t ransform diode 4 shown i n  Figure 29 
i n t o  a  punch-through element would make t h i s  opera t  ion p o s s i b l e ,  
but  t h e  a v a i l a b i l i t y  of the  complement remains a  problem. For 
present  purposes, modif icat ion of t h e  type #1 c e l l  w i l l  n o t  
be considered s ince  it  w i l l  only increase  the  complexity of 
the  channel s t r u c t u r e .  
Memory Array--Type #2 Cel l s  The type #2 memory c e l l  i s  most 
convenient f o r  performing t h e  maximum (minimum) search s i n c e  
t h e  stored. b i t  and. i t s  complement a r e  e a s i l y  read. out  i n t o  t h e  
mismatch output  channels.  Furthermore, t h e  l a t t e r  a r e  s u i t a b l e  
paths  f o r  s h i f t i n g  t h i s  information t o  the  sense l o c a t i o n  
a t  the  most s i g n i f i c a n t  end. of t h e  w0rd.s. We r e c a l l  t h a t  a  
stored. b i t  i s  propagated. i n t o  the  mismatch 0 channel by ener-  
g iz ing  the  I i n t e r r o g a t e  cond.uctor i n  conjunction with t h e  0 
genera l  d.rive f i e ld . ,  while t h e  complement i s  introd.uced. i n t o  
the  mismatch 1 channel by pu l s ing  I1 ( r e f e r  t o  sec t ion  4 .4 )  . 
The s h i f t i n g  opera t ion  described previously can be accomplished 
by any one of the  severa l  DOT techniques developed f o r  
const r~ .uc"c .g  shift r e g i s t e r  devices .  In partic,ula-r ,  t h e  
DOT implementation of the  Broadbent type5 s h i f t i n g  technique 
i s  u s e f u l  f o r  this purpose s ince  no genera l  d.rive f i e ld . s  a r e  
required. .  Unid.irectiona1 propagation of d.omains of reversed. 
magnetization i s  obtained. by successively energizing two s e t s  
of wide (approximately . l o 0  inch)  con t ro l  cond,uctors located.  
behind. the f i l m  plane with cu r ren t  pulses  of a l t e r n a t i n g  
p o l a r i t y .  The f  ie1d.s produced. by these cond.uctors a r e  or iented.  
along t h e  f i l m  easy a x i s  and. thus the  word s l i c e  a x i s .  During 
t h i s  sequence, t h e  hold, l i n e  which passes  through a l l  memory 
c e l l s  must be energized. t o  prevent e rasure  by an erase-oriented.  
s h i f t i n g  f i e l d . .  
Figure 52 schematical ly  p resen t s  a  por t ion  of t h e  memory con- 
f i g u r a t i o n  d.esigned, t o  implement t h e  maximum (minimum) search  
opera t ion .  Shown i n  t h e  f i g u r e  a r e  t h e  sense l i n e ,  c o n t r o l  
l i n e s ,  and. DOT l o g i c  elements which a r e  required. t o  perform 
t h e  i n h i b i t  funct ion  d.iscussed. a t  t h e  beginning of t h i s  s e c t i o n .  
The stored. information, o r  i t s  complement, i s  sh i f ted .  from 
top t o  bottom i n  t h e  f i g u r e  by t h e  s h i f t  cond.uctors. The 
length  of a  d.omain rep resen t ing  a  1 i s  ind ica ted  by L .  A 
t y p i c a l  search opera t ion  i s  described. n e x t .  
Refer r ing  t o  F igure  52, l e t  u s  assume t h a t  a maximum search 
has begun, the contents  of a l l  c e l l s  have been w r i t t e n  i n t o  
the mismatch 0 channels,  and the f i r s t  s h i f t  cycle  i s  i n  
progress .  Blow assume that a  1 (domain) i n  a w o r d  i and 0's 
Figure 5 2  Memor-y ar ray of type k %  cells '111d logic i.onfig1ir.a - 
tion per t inent  ro  t h e  maxirnui~: ( n ~ i n i m u r l l )  searcll 
operation. 
In w o r d s  2 t o  M have been s h i f t e d  across  the  sense l i n e .  When 
the  readout s i g n a l  occurs,  con t ro l  cond.u.ctor I i s  energized R 
and. punch-through elements P1, e2, . . . ZM a r e  enabled. This  
allows d.omain t i p s  from the  1 genera tors  t o  propagate t0ward.s 
ga tes  31, 32 , .  . .3M. I n  the  case of word 1, t h e  d.omain of 
length  L i n  t h e  read.out channel w i l l  cause a  t i p  t o  en te r  
g a t e  Q1 v i a  element 2i and. i n h i b i t  propagation t o  3 . Since  1 
no information i s  present  i n  t h e  read.out channel of w0rd.s 2  
t o  M, no t i p  w i l l  en te r  ga tes  42 . . . QM. Gates 32 . . .  
3M 
a r e  switched. and. w i l l  remain a s  such due t o  the  permanent hold. 
l i n e  which prevents  e rasure  only i n  t h e  S  channels.  As a  
r e s u l t ,  no information from the  lower-ord.er b i t  s l i c e s  of 
w0rd.s 2 t o  M w i l l  reach t h e  sense a s  subsequent s h i f t i n g  
opera t ions  take  p lace .  
Since t h e  id .ent i ty  of t h e  maximum (minimum) word. o r  w0rd.s 
cannot be d.etermined. u n t i l  t h e  l e a s t  s i g n i f i c a n t  b i t  s l i c e  
has  been processed., and. s ince  t h i s  may contain a l l  O 's ,  i n f o r -  
mation rep resen t ing  t h e  maximum (minimum) word. o r  w0rd.s i s  
no t  conveniently obtained. during the  f i n a l  s h i f t  sequence. 
The s implest  so lu t ion  t o  t h i s  problem i s  t o  i n s e r t  a  k g  
b i t  jn 2ach word. fol lowing t h e  l e a s t  s i g n i f i c a n t  b i t  s l i c e .  
When a l l  processing i s  complete, one ad.ditiona1 s h i f t  l e f t  i s  
performed and, t h e  t ag  b i t  o r b i t s  i n  the a c t i v e  w0rd.s (no 
domain i n  ga tes  3) propagate uninhibi ted.  pas t  ga tes  3 t o  t h e  
f l a g  b i t  meriory c e l l s  f,.. A t  t h , i n  t i m e ,  l i n e  IN i s  energized 
alnd. the irlfojrlnation i s  w r i t t e n  i n t o  these  s torage  c e l l s .  A 
genera l  erase-hold completes the  cyc le .  
The t o t a l  time required f o r  t h i s  search opera t ion  i s  approxi- 
mately equal t o  one e q u a l i t y  search cycle  us ing  t h e  type #2 
memory c e l l s  s ince  the  longes t  d i s t ance  a  t i p  must propagate 
i s  the  same i n  both searches .  Use of t h e  s h i f t i n g  technique 
descr ibes  e l iminates  t h e  normal erase-hold pulses  common t o  
the  zig-zag and o t h e r  s h i f t  r e g i s t e r  d r ive  sequences. 
The various techniques which can be employed. t o  speed. up 
previously-d.escribed. search opera t ions  a r e  s u i t a b l e  f o r  
the  maximum (minimum) search .  A problem e x i s t s ,  however, due 
to  the  d.epend.ency between w0rd.s. 
5 . 2 . 4  Proximity Search 
The proximity search i s  d.efined. a s  t h e  opera t ion  of f i n d i n g  the  
stored. word. which comes c l o s e s t  t o  matching a  search word. i n  
terms of t h e  number of matching b i t s .  
A modified type #1 memory c e l l  
I 1  
wi th  an over r ide  mismatch'' c a p a b i l i t y  was described i n  s e c t i o n  
I 1  I I 4 . 3 ,  Improvements. An a r r a y  of these  c e l l s  can be used t o  
implement a  form of proximity search i n  which i t  i s  desired 
t o  f i n d  t h e  word o r  words which d i f f e r  from a  search word 
i n  a  p a r t i c u l a r  b i t  p o s i t i o n .  The b i t  pos i t ion ,  he re in  denoted 
as  t h e  proximity b i t ,  i s  completely a r b i t r a r y  and more than 
one can be se lec ted  during t h e  search .  
Let u.:; c o ~ ~ . s l _ d e r  the  msnzory a r ray  d.epicted. i n  Figure 53 composed. 
of 1nod.ified type #I c e l l s  and. associated.  0verrid.e mismatch con- 
ductors  I ( r e f e r  t o  Figure 35b) .  The s p e c i a l  proximity search 
P 
opera t ion  i s  performed. by d.oing an equa l i ty  search on a l l  b i t  
I t  
s l i c e s  i n  p a r a l l e l  and. energizing the  i n h i b i t  match" c o n t r o l  
l i n e .  The l a t t e r  causes a  s e l f - i n h i b i t  opera t ion  v i a  punch- 
through elements 1 and ga tes  2 i n  a l l  w0rd.s s a t i s f y i n g  the  
search .  Those w0rd.s containing one o r  more mismatches a r e  
character ized.  by a  blocked. t i p  i n  t h e  word. channel a t  the 
11 
mismatch c e l l  nea res t  the  nuclea te  t e s t  t i p s "  c o n t r o l  l i n e .  
11 With t h e  uniform d.rive f i e l d .  applied. and t h e  inhibi t -match" 
pulse terminated., t h e  0verrid.e-mismatch c o n t r o l  cond.uctor ( s  ) 
correspond.ing t o  t h e  proximity b i t  s l i c e ( s )  being searched 
a r e  then energized. i n  conjunction with t h e  i n t e r r o g a t e  l i n e s  
which performed. t h e  i n i t i a l  equa l i ty  search .  I n  those w 0 r d . s  
which d i f f e r  from the  search word. only i n  t h e  proximity b i t  
p o s i t i o n ( s ) ,  t h e  blocked. t i p s  w i l l  be punched. through the 
mismatched c e l l ( s )  and an output  t i p  obtained a t  t h e  f l a g  
memory c e l l .  On the  o the r  hand., w0rd.s which contain one o r  
more ad.dit iona1 mismatches w i l l  prod.uce no ou tpu t .  The 
opera t ion  i s  completed by w r i t i n g  t h e  output  t i p s  i n t o  t h e  
f l a g  c e l l s  f  and. performing a  general  e rase  and. hold. on t h e  
1 
e n t i r e  a r r a y .  
In  t h i s  manner, only  the  word(s) containing t h e  mismatch(es) i n  
t h e  spec i f ied  bit p o s i t i o n ( s )  can respond t o  the search. The 
opera t ion  requ i res  approximately two e q u a l i t y  search t imes,  
Figu re  53 Memory a r r a y  of modified type #! ce l l s  ancl logic 
configuration pertinent to the proximity s ea rch  
operation. 
one t o  propagate rrlatch t e s t  tips through the  e n t i r e  w o r d  
channel, and one t o  overr ide  t h e  mismatches and produce output  
t i p s .  A t r u e  proximity search according t o  t h e  d e f i n i t i o n  
given previously would be more complex requ i r ing  a  s e q u e n t i a l  
search of each b i t  s l i c e ,  a  count of t h e  number of mismatches 
and a  minimum search on t h e  contents  of t h e  counter .  Tech- 
niques f o r  performing t h i s  search i n  a simpler manner w i l l  be 
i n v e s t i g a t e d .  
Memory Array--Type #2 C e l l s  The special ized.  proximity search  
d.escribed. i n  conjunction with the type #1 c e l l  cannot be per-  
formed. i n  an a r ray  of type #2 c e l l s  s ince  t h e  b i t  s l i c e  con- 
t a i n i n g  a  mismatch cannot be id .ent i f ied.  d.uring an e q u a l i t y  
search .  Techniques f o r  performing t h e  s  tand.ard. proximity search 
a r e  equal ly complex a s  i n  t h e  case of t h e  type #1 c e l l .  
5 .2 .5  I n t e r s e c t i o n  of Searches 
The i n t e r s e c t i o n  of two o r  more s e t s  of words, each of  which 
s a t i s f i e s  a bas ic  search, i s  equivalent  t o  a l o g i c a l  AND 
of t h e  b a s i c  searches.  
To perform t h e  i n t e r s e c t i o n  of 
searches i n  t h i s  type of a r ray ,  the  r e s u l t s  of t h e  f i r s t  
search a r e  used a s  the  input  s e t  t o  the  next search.  This  
mode of opera t ion  i s  poss ib le  due t o  t h e  f a c t  t h a t  t e s t  t i p s  
a r e  normally required i n  t h e  m e c h a n i z a t i ~ n  of a search ,  The 
ccmf igL: ,nrat is i i  o f  rriernory cells and c o r ~ ~ u e t o r s  to implement t l ~ i s  
funct ion  i s  s imi la r  t o  t h e  basic a r ray  shown i n  Figure 47, 
except fo_r t h e  ad.d.itior? of hold. conduc-tors aJc t h e  i n p u t a n d  
output end.s of t h e  w0rd.s a s  d.epicted, i n  Figure 54. These a r e  
required. f o r  s h i f t i n g  t h e  r e s u l t s  of a  search back t o  the  input  
f o r  the  subsequent search .  
I n  performing t h e  i n t e r s e c t i o n  of searches,  t h e  f i r s t  search  
u t i l i z e s  t e s t  t i p s  w r i t t e n  i n t o  a l l  word. channels by t h e  
appropr ia te  nuc lea te  conductor. A t  t h e  end of t h e  cycle ,  t h e  
output  hold. l i n e  i s  energized. during t h e  genera l  erase-hold. 
sequence, and t h e  r e s u l t s  of t h e  search (d.omains of r eve r se  
magnetization) a r e  stored. a t  l o c a t i o n s  S i n  t h e  word. channels .  0 
The general  d.rive f i e l d  i s  appl ied  and. the  information i n  quest ion 
propagates toward. t h e  inpu t  end.. A t  t h i s  time, t h e  input  hold. 
l i n e  i s  energized. and. t h e  genera l  erase-hold repeated.. Domains 
now stored. a t  S w i l l  funct ion  a s  t h e  input  s e t  f o r  t h e  next  I 
search.  These opera t ions  continue u n t i l  t h e  f i n a l  search has 
been completed. The r e s u l t s  remaining rep resen t  t h e  i n t e r -  
sec t ion  of t h e  b a s i c  searches which a r e  then w r i t t e n  i n t o  
t h e  f l a g  b i t  memory c e l l s  i n  t h e  usua l  manner. 
The t o t a l  time required. t o  perform the  i n t e r s e c t i o n  of searches 
equals the  sum of t h e  b a s i c  search times p lus  t h e  prod.uct of 
t h e  number of searches and. an e q u a l i t y  search t ime.  
The previously-described technique 
f o r  performing the  i n t e r s e c t i o n  of searches i s  no t  su i ted  t o  
an a r r a y  of type #2 memory c e l l s  because t e s t  t i p s  a r e  no t  
required i n  search opera t ions .  A s t ra ightforward A N D i n g  
Figure 54 Memory a r r a y  of type #1  cells and logic configuration 
pertinent to the intersection of searches operation. 
of t h e  r e s u l t s  o f  the  bas ic  searches i ~ r ~ u l d  satisr"y t h e  iinter- 
sec t ion  requirement, bu t  t h i s  approach i s  cumbersome. 
The most s u i t a b l e  scheme f o r  mechanizing t h i s  search i s  t o  
l o g i c a l l y  OR t h e  mismatches from the  b a s i c  searches i n  a  
I t  
c o l l e c t  mismatcht' s torage  c e l l  on a  per-word b a s i s  and. u s e  
t h i s  r e s u l t  t o  i n h i b i t  a t e s t  t i p  propagating t o  a  f l a g  memory 
c e l l .  I n  those  w0rd.s which s a t i s f y  a l l  of t h e  searches,  t h e  
s p e c i a l  s torage  c e l l  remains erased. s ince  no mismatches a r e  
obtained.. The t e s t  t i p  then propagates uninhibited.  t o  t h e  
f l a g  c e l l  and. i s  stored. t h e r e i n  f o r  a  subsequent on-match 
opera t ion .  I n  t h e  case of t h e  w0rd.s prod.ucing one o r  more 
mismatches during t h e  b a s i c  searches,  t h e  c o l l e c t  mismatch 
s to rage  c e l l  i s  switched. and. t h e  t e s t  t i p  inhib i ted . .  
Figure 55 schematical ly  d.epicts t h e  memory a r r a y  p e r t i n e n t  t o  
the  implementation of t h e  i n t e r s e c t i o n  of searches.  It i s  
s i m i l a r  t o  the b a s i c  configurat ion shown i n  Figure 49, except 
f o r  t h e  a d d i t i o n a l  hold l i n e  H which provides t h e  channel 
leading  t o  i n h i b i t  g a t e s  2 with a  s torage  c a p a b i l i t y .  Diodes 
3 prevent  information s tored a t  S from e x i t i n g  t h i s  " c o l l e c t  
mismatch" s to rage  c e l l .  Test  t i p s  a r e  produced by t h e  1 
generator  and. propagate t o  the  f l a g  memory c e l l  v i a  punch-through 
element 4 when l i n e  El i s  energized.  
If, f o r  example, it were required to  perform the  i n t e r s e c t i o n  
of seve ra l  e q u a l i t y  searches,  fol lowing each test-for-match 
opera t ion ,  the  general  erase-hold cycle  would include a  hold 
Figure 55 M e m o r y a r r a y o f ~ e # 2 c e l l s a n d l o g i c c o ~ 1 -  
figuration pertinent to the intersection of 
searches operation. 
on l i n e  H t o  s t o r e  t h e  mismatches. When the  searches a r e  
completed, E i s  energized and t h e  t e s t  t i p s  propagated t o  1 
t h e  f l a g  c e l l s .  A f l a g  b i t  i s  then w r i t t e n  i n  those words 
containing unswitched. i n h i b i t  ga tes  2.  
While t h e  a r r a y  i n  Figure 55 was d.esigned. p r imar i ly  f o r  e q u a l i t y  
searches,  the i n t e r s e c t i o n  of d i f f e r e n t  searches ( i n e q u a l i t y ,  
maximum (minimum), e t c .  ) can be performed. q u i t e  r e a d i l y .  I n  
these  cases ,  i t  becomes necessary t o  i n v e r t  t h e  r e s u l t s  (matches) 
from the  searches i n  ord.er t o  ob ta in  t h e  d.esired. i n p u t s  (mis- 
matches) t o  i n h i b i t  ga tes  2 .  Although t h i s  double-inversion 
opera t ion  appears red.und.ant, i t  d.oes reduce t h e  number of l o g i c  
opera t ions  requi red  i f  the  e q u a l i t y  search i s  performed. most 
f r equen t ly  . 
The memory time consumed. i n  an in tersec t ion-of-searches  opera t ion  
performed i n  an a r r a y  of type #2 c e l l s  i s  approximately equal  
t o  t h e  sum. of t h e  ind.ivid.ua1 search t imes .  We r e c a l l  t h a t  
wi th  t h e  type #1 c e l l ,  ad.d.itiona1 time was required,  t o  s h i f t  
t h e  match between output  and. input  hold. l o c a t i o n s .  
5 . 2 . 6  Union of Searches 
The union of searches i s  d.efined, a s  t h e  s e t  of word.s s a t i s f y i n g  
one o r  ;nore of a  number of searches .  This i s  obtained. by l o g i -  
c a l l y  ORing t h e  r e s u l t s  of the  bas ic  searches .  
Memory Array--Type #1 C e l l s ,  Me Th e 
union of  searcnes is performed i n   he same menner i n  both the 
memory a r rays  under cons idera t ion .  The opera t ion  c o n s i s t s  
of w r i t i n g  t h e  r e s u l t s  of each bas ic  search i n t o  the  same 
f l a g  b i t  memory c e l l  on a  per-word b a s i s  and. s t o r i n g  t h e s e  
r e s u l t s  during t h e  subsequent searches .  I n  those searches 
where the  match outputs  a r e  no t  immediately a v a i l a b l e  a,t t h e  
f l a g  c e l l ,  i t  then becomes necessary t o  temporari ly  s t o r e  
t h i s  information before s h i f t i n g  i t  t o  the  f l a g  c e l l .  This 
i s  e a s i l y  accomplished. by means of a hold. l i n e  loca ted  a t  the  
match output  channel.  
I n  general ,  t h e  contents  of a l l  f l a g  c e l l s  fol lowing a  sequence 
of consecutive searches (no on-match opera t ions )  w i l l  always 
represent  t h e  union of these  searches.  The time required.  
f o r  t h i s  opera.t ion i s  approximately equal t o  t h e  sum of t h e  
b a s i c  search t imes .  It i s  assumed. t h a t  t h e  t r a n s f e r  o f  a  
match output  described. above c o n s t i t u t e s  a  small  por t ion  of 
any search c y c l e .  
Processing Operations 
5 . 3 . 1  Field.  Addition (X1 + Y1, X2 + Y2, . . . , Xn 4- Y n )  
This i s  the  processing opera t ion  i n  which two q u a n t i t i e s  X 
and Y s tored i n  the  same word of the  memory a r e  added toge the r  
and t h e  r e s u l t  w r i t t e n  back t o  replace  e i t h e r  X o r  Y o r  t o  
be s tored i n  a  t h i r d  f i e l d .  The most frequently-used type  
of f i e l d  add i s  one i n  which the sum Z = X f Y i s  s tored  
i n  place of the  quant i ty  Y, It allows the  use of a  s p e c i a l  
b 
algorithm which reduces the  number of search opera t ions  
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required per b i t  of  addi t ion  as  compared t o  the  f i e l d  add i n  
which the  sum Z i s  s tored  i n  a t h i r d  f i e l d .  That a lgori thm 
i s  intended f o r  use  i n  a s s o c i a t i v e  memories with an a l l - p a r a l l e l  
equa l i ty  search capab i l i ty - -a  c a p a b i l i t y  c h a r a c t e r i s t i c  of 
DOT memory-logic a r r a y s .  
I n  t h e  discussion which fol lows,  techniques f o r  performing 
both types of f i e l d .  ad.d.ition i n  t h e  two bas ic  memory a r r a y s  
a r e  d.escribed.. The use of a DOT s e r i a l  ad.d.er i n  each word. 
of memory f o r  mechanizing these  a r i thmet ic  opera t  ions w i l l  
no t  be considered. a t  t h i s  time d.ue to  the  present  s i z e  of t h e  
ad.d.er network. 
Memory Array--Type #1 Cel l s  To perform t h e  f i e l d .  ad.dit ion 
X + Y = Z -+ ( th i rd .  f i e l d . ) ,  we consider  t h e  Boolean equat ions 
f o r  t h e  sum and. c a r r y  b i t s  given by: 
I n  an a r r a y  of type #1 memory c e l l s ,  each of t h e  above product 
- - 
terms XiYiCi, e t c . ,  can be generated. by successive e q u a l i t y  
searches s ince  t h e  tes t-for-match opera t ion  i s ,  i n  e f f e c t ,  
an ANDing of the  searched b i t s .  For example, t o  generate  
- 
XiYiCi, a  t e s t  f o r  match i s  performed on t h e  b i t  s l i c e s  co r -  
respond.ing t.o Xi, Yi and Ci aga-inst the search word 001. If 
a match r e s u l t s ,  t he  t e s t  t i p  i s  then w r i t t e n  i n t o  a Z i  memory 
c e l l  contained. i n  the  th i rd .  f i e l d . .  The opera t ion  cont inues 
i n  t h i s  manner with the  remaining t h r e e  sums being generated 
us ing  search words 010, 100 and 111. Since the  r e s u l t s  of 
each search a r e  e f f e c t i v e l y  ORed i n  t h e  Zi  c e l l ,  information 
contained i n  t h e  l a t t e r  a t  the  end. of the  four  searches i s  
t h e  d.esired sum b i t .  
The opera t ion  X -k Y =; Z -+ ( Y )  i s  car r ied .  out  i n  t h e  same manner, 
and, uses  a  c e l l  d.esignated Z t  t o  temporari ly  s t o r e  Z . When i 
the  add i t ion  i s  complete, Zi i s  w r i t t e n  i n t o  Yi and t h e  Z t  
c e l l  i s  erased,. 
The generat ion of CiS1 r equ i res  t h r e e  e q u a l i t y  searches .  It 
i s  apparent t h a t  t h e  contents  of t h e  Ci memory c e l l  cannot be 
updated t o  Ci+l u n t i l  a t  l e a s t  t h e  f i r s t  two terms i n  equation 
(17)  have been generated.. The most convenient proced.ure i s  
t o  l o g i c a l l y  OR t h e  r e s u l t  of each search i n  a temporary s to rage  
c e l l .  A genera l  erase-hold. i s  then performed. without energiz ing  
the  Ci  hold. l i n e  and Ci i s  erased.. This i s  followed. by a  w r i t e  
opera t ion  and Ci+l i s  w r i t t e n  i n t o  C i .  The cycle  i s  completed. 
with a  genera l  erase-hold i n  which t h e  Ci+l temporary s to rage  
hold l i n e  i s  not  energized.. This e rases  t h e  Ci+l c e l l  i n  
prepara t ion  f o r  t h e  next  f i e l d .  ad.di t ion.  
I n  general ,  t h e  f i e l d  add i t ion  opera t ion  i s  performed i n  each 
word of memory i n  p a r a l l e l .  The e q u a l i t y  searches required 
take  p lace  i n  the  usua l  manner w i t h  t e s t  t j p s  being introduced 
into a l l  w o r d  channels simultaneously ( r e f e r  Lo sec t ion  5,2,1) 
by means of" a  nuc lea te  conductor.  A s e l e c t i v e  f i e l d  a d d i t i o n  
i n  one or more words is also poss ib le .  I n  this case, the 
aforementioned t e s t  t i p s  a r e  produced by the  word s e l e c t i o n  
network. 
The conf igura t ion  of type #1 memory c e l l s  and. con t ro l  conductors 
p e r t i n e n t  t o  t h e  X + Y = Z 4 ( t h i r d ,  f i e ld . ,  Y )  processing 
opera t ion  i s  d.epicted i n  Figure 56. C e l l s  designated. Z a r e  i 
a l s o  type #1 with f u l l  memory-logic c a p a b i l i t y .  B i t s  Ci,  Z t  
and. Ci+l a r e  mod.ified s torage  s t r u c t u r e s .  The former possesses  
a  test-for-match c a p a b i l i t y ,  while t h e  l a t t e r  two can produce 
a  read.out i n t o  t h e  word. channel when I o r  I i s  energized.. 
t, C 
Hold. l i n e s  HZ , funct ion  ind.epend.ently of 
i + l  
the  genera l  hold  l i n e  t o  con t ro l  e rasure  on the  Z i ,  Z t ,  C .  and 
1 
'i+l b i t  s l i c e s ,  r e s p e c t i v e l y .  
The step-by-step proced.ure f o r  t h i s  f i e l d .  ad.dit ion i s  out l ined.  
below. It i s  seen t h a t  seven e q u a l i t y  searches,  one o r  two 
w r i t e s  and four  ad.d.itiona1 genera l  erase-ho1d.s a r e  required. .  
Steps 10  and 12  can be combined with 9 and. 11 which normally 
end. with a  genera l  erase-hold.. Thus, approximately e igh t  
equa l i ty  search times a r e  required. f o r  t h i s  opera t ion .  
Figure 56 M e m o q  a r r a y  of type # I  cells and addit ional 
storage cells pertinent to  the f ield addition 
% -i- Y = Z ( th i rd  f ield,  I") processing operation, 
PROCEDURE FOR FIELD ADDITION 
1. Erase a l l  Zi  memory c e l l s  ( required p r i o r  t o  f i r s t  c y c l e )  
2. Erase Ci  b i t  s l i c e  (required.  p r i o r  t o  f i r s t  cyc le )  
S t a r t  add.; second. and. subsequent cyc les  
3. Equal i ty  search XiYiCi aga ins t  001, w r i t e  Z i  
4 .  Equal i ty  search XiYiCi aga ins t  010, w r i t e  Zi 
5. Equal i ty  search XiYiCi aga ins t  100, w r i t e  Zi  
6. Equal i ty  search XiYiCi aga ins t  111, w r i t e  Z i 
7 .  Equal i ty  search CiXi a g a i n s t  11, w r i t e  Ci+l 
8 .  Equal i ty  search C . Y  a g a i n s t  11, w r i t e  C 
1 i i+l 
9. Equal i ty  search X_iYi a g a i n s t  11, w r i t e  C i+l 
1 0 .  Erase Ci b i t  s l i c e  
11. Write Ci+l b i t s  i n t o  Ci c e l l s  
1 2 .  Erase Ci+l b i t  s l i c e  
1 3 .  Write contents  of Z t  ( Z i )  i n t o  Yi 
1 4 .  Erase Z t  b i t  s l i c e  
The X i Y Z -+ (Y) ty-pe of field additiorl can a l s o  "be ac -  
complished us ing a  s p e c i a l  a lgori thm a s  mentioned p rev ious ly .  
To understand. t h i s  operat ion,  we consid.er t h e  fol lowing t a b l e s  
f o r  i n i t i a l  and. f i n a l  s t a t e s  of t h e  Xi, Yi and Ci s to rage  
c e l l s  where Zi  i s  stored. i n  Yi and Citl i n  Ci .  
I n i t i a l  S t a t e  Fina, l  S t a t e  
Xi Yi 
'i Xi 'i 'i+l 
It i s  seerJ &hat i n i t i a l  s t a t e s  1, 3, 6 and. 8 generate  id .en t ica1  
f i n a l  s t a t e s .  Thus, only 2, 4, 5 and. 7 must be d.etected. i n  
ord.er t o  mod.ify the  contents  of t h e  Yi and. Ci memory c e l l s .  
Furthermore, it i s  noted. t h a t  i n i t i a l  s t a t e  4 genera tes  a f i n a l  
s t a t e  which i s  t h e  same a s  i n i t i a l  s t a t e  2, and, i n i t i a l  s t a t e  
5 generates  a  f i n a l  s t a t e  which i s  t h e  same a s  i n i t i a l  s t a t e  7 ,  
To prevent e r r o r s ,  then, i n i t i a l  s t a t e  2 must be de tec ted  
before  4, and 7 before  5, 
To perform t h i s  operz$ion, four equality cearehes are carried 
out  on Xi, Yi and Ci aga ins t  search words 001, 011, 110 and 
5 - 38 
100,  i n  t h a t  o r d e r ,  In those words s a t i s f y i n g  a  search, t h e  
match t e s t  t i p  i s  used t o  perform a  l o c a l  e rase  i n  the  Y i 
and Ci  neinory c e l l s  i n   reparation f o r  the  subsequerlt w r i t i n g  
of Z i  and C i + l .  The information t o  be w r i t t e n  i s  generated 
within the  memory a r r a y  us ing  the  s tored  match t e s t  t i p  according 
t o  t h e  i n i t i a l  and f i n a l  s t a t e  t a b l e s ,  t h e  p e r t i n e n t  p o r t i o n s  
of which a r e  presented below. 
X Y C  i i i  
It i s  noted t h a t  Zi i s  t h e  complement of Ci+l and Ci+l i s  
t o  Yi. Thus, i f  t h e  search b i t  8or  the  Yi memory 
so used t o  c o n t r o l  w r i t i n g  i n t o  t h e  Ci s to rage  c e l l ,  
i s  wri t ten. '  i n t o  C becoming C i i + l  when a  match 
occurs,  Yi  = 1 and I1 i s  energized.  If a  match occurs but Y = 0, i 
no w r i t e  occurs  and Ci conta ins  a  0 .  The c o r r e c t  Zi  i s  obtained 
by reading out  CiS1 i n t o  a  s p e c i a l  output  channel and w r i t i n g  
ment Z i  i n t o  t h e  Yi s to rage  c e l l .  
Figure 57 i l l u s t r a t e s  t h e  memory a r r a y  f o r  t h i s  type of f i e l d  
a d d i t i o n .  It c o n s i s t s  of the  bas ic  conf igura t ion  of type #1 
s torage  c e l l s ,  a  ca r ry  s to rage  c e l l  Ci per word, a  temporary 
hold l o c a t i o n  S and con t ro l  l i n e s  f o r  s t o r i n g  t h e  r e s u l t s  t 
of an e q u a l i t y  search and i n v e r t i n g  ga tes  1 f o r  wr i t ing  Z i "  
F i e r e  57 Memory array of type fir1 cells and additional 
storage cells pertinent to the  field addition 
X -J- Y' = Z*(Y) processing operation, 
The C i  cel1.s can perform w r i t e  l o c a l  e rase  and read.out B r i t 0  
- 
t he  Ci  output  channel .  They a r e  accessed. by s p e c i a l  control 
I !  1 1  
conductor Icy which i s  energized during a  w r i t e  CiS1 
i 
opera t ion  i f  the  Yi search b i t  i n  the preceding e q u a l i t y  
search was a  1. The ICR cont ro l  conductor i s  used. t o  read 
out  t h e  car ry  b i t  Ci+l i n t o  t h e  output  channel l ead ing  t o  
ga tes  1. 
To w r i t e  Zi,  t he  contents  of the  c a r r y  b i t  c e l l  C a r e  read i 4-1  
ou t  i n t o  the output  channel and, by means of ga te  1, i n h i b i t  
the  match t i p ,  i n i t i a l l y  s tored  a t  S from propagating t o  Z i .  t ' 
If 'i+l = 0, no i n h i b i t  t akes  place and. Zi = I. If  Ci+l = 0 
when no match t i p  i s  present ,no Zi  i s  w r i t t e n  and t h e  Yi c e l l  
remains unaltered.  f o r  t h e  next  e q u a l i t y  search .  
The step-by-step procedure f o r  t h i s  f i e l d .  ad.dit ion i s  presented. 
below. While only four  e q u a l i t y  searches a r e  required., each 
must be followed. with a  l o c a l  e rase  on Yi and. Ci  i f  a  match 
r e s u l t s  and, two w r i t e  sequences f o r  Ci+l and. Z i .  Thus, 
e f f e c t i v e l y  s ix teen  e q u a l i t y  search times a r e  consumed i n  t h e  
a r i thmet ic  opera t ion .  
Spec ia l  Procedure f o r  F ie ld  Addition 
- *.."- 
X - I  Y = Z + (Y) ( C i  = 0 p r i o r  t o  f i r s t  cyc le )  
1. Equal i ty  search XiYiCi a g a i n s t  001 
2 .  Local e rase  Yi and Ci on match 
3. Write Ci,-l i n t o  Ci s torage  c e l l  on match 
4 .  Wri te  Z i  = Ci+l on match 
5-8. Repeat 1-4 us ing  search word 011 
9-12. Repeat 1-4 us ing  search word. 110 
13-16. Repeat 1-4 us ing  search word 100 
Let u s  f i r s t  consid.er the  a d d i t i o n  
X + Y = Z - + ( t h i r d  f i e l d ) .  The Boolean expression f o r  t h e  
sum and. ca r ry  b i t s  given by equantions (16)  and. (17) can be 
w i r t t e n  i n  t h e  form: 
Each of t h e  sum terms (xi+yi+Ei), e t c . ,  can be generated by 
successive e q u a l i t y  searches s ince  , t h e  test-for-match opera t ion  
i s ,  i n  e f f e c t ,  an ORing of the  searched. b i t s .  Thus, i n  an 
a r r a y  of type #2  c e l l s ,  t h e  term ( X i + Y i + C i ) ,  f o r  ins t ance ,  
i s  generated by performing a t e s t  f o r  match on the  b i t  s l i c e s  
correspond.ing t o  X Y. a n d  C i  aga ins t  t h e  search word. 001. i' 1 A- 
A match y i e l d s  no output ,  but  t h e  invers ion  opera t ion  which 
i s  part of the  equa l i ty  seaych ( r e f e r  t o  sec t ion  5 , 2 . l )  p r o -  
- - -  
diiccs ~ h e  riorriaiil Lip  r tp r l - sc r l t ing  ( X i  t Y i i C i )  . 'I1his informalion 
i s  then w r i t t e n  i n t o  t h e  Z i  memory c e l l .  
The compl_ete f i e l d  add opera t ion  X f Y -- Z + ( t h i r d  f i e l d )  
i s  performed us ing  the  procedure developed f o r  a  memory a r r a y  
of type #1 c e l l s  described previous ly .  Figure 58 d e p i c t s  
the  type #2 c e l l s  and con t ro l  conductors f o r  implementing t h e  
required equa l i ty  searches (seven)  and s t o r i n g  t h e  Zi,  Z t ,  
Ci and Ci+l b i t s .  
The X + Y = Z ---$ ( Y )  processing opera t ion  i s  equivalent  t o  
an X + Y = Z --A ( t h i r d .  f i e l d . )  ad.d. with t h e  ad.dition of a  w r i t e  
cycle  t o  t r a n s f e r  t h e  sum b i t  stored. i n  t h e  temporary s to rage  
c e l l  Z t  t o  t h e  appropr ia te  Y i  c e l l .  
The s p e c i a l  proced.ure d.escribed. e a r l i e r  f o r  accomplishing 
X + Y = Z -+ ( Y )  i n  an a r r a y  of type #1 c e l l s  ( s e e  Figure 57) 
can a l s o  be employed. i n  t h i s  case .  It i s  reca l led ,  t h a t  s i x t e e n  
e q u a l i t y  search times a r e  required although only four  e q u a l i t y  
searches a r e  performed.. 
5.3.2 Operand. Addition (X1 + S,  X2 + S, . . . , Xn + S) 
The opera t ion  i n  which a  quan t i ty  S located i n  t h e  operand 
r e g i s t e r  i s  added t o  a  s e t  of s tored  q u a n t i t i e s  X where each 
X i s  contained i n  a  d i f f e r e n t  word of t h e  memory i s  known a s  
operand a d d i t i o n .  As i n  t h e  case of f i e l d  add i t ion ,  t h e  sum 
X + S = Z may e i t h e r  be w r i t t e n  i n  p lace  of X o r  be s tored  
i n  another f i e l d  of t h a t  word. From t h e  s tandpoint  of DOT, 
X + S = Z  (second f i e l d )  i s  t h e  more general  opera t ion  and 
1" s, t h e r e f o r e ,  the s??bj e c t  o f  the (3isr?1ssiLo3? whj ci? fo l l_ows.  
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storage cells pertinent to the  field addition 
X + V - Z ( third field, Y) processing qwrat . ion,  
The algori thm developed f o r  performing an operand a d d i t i o n  i s  
app l i cab le  t o  both  types  of DOT memory a r r a y s  und.er cons id .e ra t ion .  
I n  o rde r  t o  und.erstand. t h i s  ope ra t ion ,  we r e f e r  t o  the  t r u t h  
t a b l e  presented. below. 
Examining f i r s t  t h e  column of va lues  f o r  t h e  sum b i t ,  i t  i s  
seen t h a t  Zi  d,epend.s on whether Ci and. Si match o r  mismatch 
and X i s  a  O o r  a 1. More s p e c i f i c a l l y ,  i f  ci#si, Z i = l  when 
X. =O and. Z , =0 when X. -1. On t h e  o t h e r  hand., i f  Ci=S Zi=O 
1 1 1 i 
when X . = O  and Z i = l  when X i = l .  The value of Zi  can thus  be  
1 
obtained,  by doing an e q u a l i t y  search on Ci a g a i n s t  S  and i 
l o g i c a l l y  combining t h i s  r e s u l t  wi th  a  second b i t  of i n f o r -  
mation r ep resen t ing  t h e  con ten t s  of t h e  X c e l l .  It w i l l  i 
be shown t h a t  t h i s  second b i t  of information i s  equiva len t  
The DOT l o g i c  s t r u c t u r e  required f o r  the  Z i  opera.tion i s  
presented i n  Figure 59, It c o n s i s t s  of t h e  fol lowing:  
(1) a temporary s torage  c e l l  S C t o  s t o r e  a match from t h e  
e q u a l i t y  search on Ci a g a i n s t  Si, ( 2 )  a  c e l l  Z t o  s t o r e  t h e  
i 
sum b i t ,  (3)  a  blocking cond,uctor t o  synchronize t i p  propa- 
ga t ion  t o  g a t e s  1, 2 and thus  Zi and. ( 4 )  t h e  appropr ia t e  ga tes  
1, 2 and. d.elay channels d. t o  perform t h e  l o g i c .  One such 
conf igura t ion  would. be located.  a t  the  match output  channel 
each word. of  memory i n  e i t h e r  of t h e  bas ic  a r r a y s .  
To perform the  ad.dit ion,  two e q u a l i t y  searches a r e  car r ied .  
out-- the f i r s t  on C i  a g a i n s t  Si, t h e  second, on Xi a g a i n s t  0 .  
I f ,  f o r  example, Xi = 0, Si = 0 and. Ci = 0, t h e  e q u a l i t y  search 
on Ci  would. r e s u l t  i n  a match and a b i t  stored. i n  c e l l  S C 
(SC i n i t i a l l y  erased.) .  With t h e  blocking conductor energized., 
t he  search on Xi takes p lace  and. t h e  match output  t i p  propa- 
ga tes  t o  and. comes t o  r e s t  a t  l o c a t i o n  4 .  Next t h e  blocking 
f i e l d .  i s  terminated. and. t h e  SC c e l l  outputs  a t  5 and. 6 and 
the  t i p  a t  4  propagate i n  t h e  d . i rec t ion  of Z . As a r e s u l t  
i 
of t h e  s p e c i a l  delay channels ( s e e  Figure 59 f o r  d.elays),  
i n h i b i t s  occur a t  ga tes  1 and. 2 and no information i s  w r i t t e n  
i n t o  Zi  ( Z i  i n i t i a l l y  erased.) .  Suppose, however, Xi = 0, 
Si = 0 but  Ci  = 1, then t h e  f i r s t  search on Ci would, produce 
a  mismatch and, c e l l  SC would. remain erased., i . e . ,  SC = 0 ,  
The subsequent search on Xi would. s t i l l  pr0vid.e a  match t i p  
a t  4, whf ch, when the  bloekrirlg f Leld. terrizinates, propagates 
uninhib i ted  t o  Z i .  Tl ie  remaining input  combinations f o r  X = 0 i 
P i p r e  59 Storage cell. and logic confbg~racion used in operand 
addition processing operation. 
are processed i n  the same manner a s  described above, 
When Xi - 1, a given combination of S and C w i l l  produce i i 
a sum b i t  which i s  t h e  complement of Z obtained. f o r  X = 0 .  i i 
Sulpose Xi = 1, Si = 0 and Ci  - 0, the  f i r s t  search,  C .  a g a i n s t  
1 
Si, r e s u l t s  i n  a b i t  being s to red  i n  SC. Since the  next  search 
on Xi i s  a g a i n s t  a 0, no output  t i p  reaches l o c a t i o n  4 .  The 
t i p s  a t  5 and 6 then propagate t o  OR g a t e  3 and. i n h i b i t  g a t e  
2 when t h e  blocking f i e l d .  terminates ,  bu t  no i n h i b i t  occurs  
s ince  t h e  d.elay from 6+2 i s  g r e a t e r  than from 533. A b i t  i s  
then w r i t t e n  i n t o  Zi. I f ,  however, Xi = l , S i  = 0, bu t  C = 1, i 
no match occurs  f o r  e i t h e r  search and.Z remains a 0. i 
The time required. t o  generate  a sum b i t  i s  thus  approximately 
two e q u a l i t y  search t imes.  It i s  assumed. t h a t  t h e  t ime involved. 
i n  performing the  above l o g i c  opera t ions  i s  n e g l i g i b l e  i n  
comparison wi th  an e q u a l i t y  search.  
Refer r ing  next  t o  the  columns i n  t h e  t r u t h  t a b l e  correspond,ing t o  
t h e  ca r ry  b i t s  C and Ci+l, i t  i s  noted t h a t  C . Z C ~ + ~  f o r  a l l  input  
i 1 
combinations except 2 and 7. Furthermore, we note  t h a t  when X =Si5 i 
C =X and when X.#Si, Ci+l=Ci.  To genera te  Ci+15 i+l i5 1 then,  an 
equa l i ty  search i s  d.one on X a g a i n s t  S a s  t h e  f i r s t  p a r t  of an i i 
i n t e r s e c t i o n  of searches opera t ion .  A l o c a l  e rase  on Ci fo l lows 
i n  those words s a t i s f y i n g  the  search.  I n  t h e  words where XiSi=Ol 
o r  10, C y  i s  unchanged,. Next, a second e q u a l i t y  search i s  pe r -  
formed on X. against 1 and the i n t e r s e c t i o n  of searches i s  7 
completed, I n  t h e  words s a t i s f y i n g  both searches,  i . e , ,  words 
i n  w'riicl; X . S -  = 11, a 1 i s  written into t h e  C c e l l  becoming I I i 
C ( inpu t  combinations 7 and. 8 ) .  
it1 
I n  summary, words containing XiSi = 10 o r  01 a r e  unchanged 
during t h e  two search cyc les .  Where Xi = Si, C. i s  s e t  t o  0  
1 
by a  l o c a l  e rase .  The second. search and then the  i n t e r s e c t i o n  
of searches opera t ion  find. t h e  w0rd.s where X = S = 1 and a  i i 
1 i s  w r i t t e n  i n t o  C . The time required.  t o  generate  t h e  c a r r y  i 
b i t  i s  equal t o  an i n t e r s e c t i o n  of searches opera t ion  f o r  two 
e q u a l i t y  searches p lus  a  l o c a l  e rase  and. w r i t e  cyc le .  These 
d.epend. upon t h e  type of memory a r r a y  u t i l i z e d . .  
The procedure f o r  obta in ing  Z and. Ci+l i s  o u t l i n e d  below f o r  
i 
t h e  two bas ic  memory a r r a y s .  An a r r a y  of type #1 c e l l s  r e q u i r e s  
f i v e  e q u a l i t y  search times a s  compared. t o  four  equa l i ty  search 
times f o r  an a r r a y  of type #2 c e l l s .  
Procedure f o r  Operand. Ad.d.ition 
X + S  = Z --+ (second. f i e l d . )  
1. Equal i ty  search Ci aga ins t  S w r i t e  SC is 
2. Equal i ty  search Xi aga.inst  0, w r i t e  Z i 
3.  I n t e r s e c t i o n  of searches t o  obta in  C 
it-1 
a .  Equal i ty  search Xi a g a i n s t  Si 
b .  Local e rase  Ci on match 
c .  Equal i ty  search Xi aga ins t  1 
4 Write C in words sadtisCgi.ng 3 i 
- 
This ope ra t ion  produces t h e  summation of a  s e t  of q u a n t i t i e s  
X s tored,  i n  sepa ra t e  words of memory. The r e s u l t s  would. 
e i t h e r  be w r i t t e n  i n t o  one of t h e  w0rd.s o r  stored.  i n  an e x t e r n a l  
r e g i s t e r .  
The mechaziization of t h i s  summation i s  somewhat complex i n  
comparison t o  t h e  previously-d.escribed. search and. process ing  
o p e r a t i o n s .  B r i e f l y ,  what i s  required.  i s  t h a t  t h e  quan t i ty  
X .  be read  o u t  and placed. i n  t h e  operand. r e g i s t e r .  Using t h e  
1 
word, s e l e c t i o n  network, t h e  word conta in ing  X2 i s  se lec ted .  
f o r  an operand a d d i t i o n  and. t he  l a t t e r  performed. between Xg 
and S ( X ~ ) .  The r e s u l t  Z12 i s  w r i t t e n  back i n t o  t h e  operand 
r e g i s t e r  and C12 s to red  i n  t h e  word. conta in ing  X 3 ' The operand 
a d d i t i o n  i s  repeated between X 3  and. S(Z12) prod.ucing Z 
123  
and 
'123 ' This  cont inues  u n t i l  a l l  X ' s  have been processed.  
Memory Array--Type #1 C e l l s  A s e l ec t ed  operand a d d i t i o n  i s  
e a s i l y  accomplished i n  an a r r a y  of type #1 c e l l s  s i n c e  a  t e s t  
t i p  i s  u t i l i z e d  i n  the  e q u a l i t y  searches .  This  t e s t  t i p ,  
i n s t ead  of being introduced i n t o  a l l  words ( a  normal operand 
a d d i t i o n  [ x ~  + S, X2 + S,  . . . X + S] i s  performed simul- 
$ n 
taneously i n  a l l  words) would be produced by t h e  word s e l e c t i o n  
network. Thus, on ly  t h e  se l ec t ed  word would have i t s  con ten t s  
modified , 
l\liemory Ar ray - -Type  #% C c l l s  While no tcst t i p s  are u L i l i z e d  
,- 
f o r  search ope ra t ions  i n  t h i s  case ,  a  word could be se l ec t ed  
f o r  operand a d d i t i o n  by i n h i b i t i n g  t h e  w r i t i n g  of t h e  sum 
and c a r r y  b i t s  Z. and C 1 i+l i n  a l l  words except  t h e  one t o  
b e  modif ied .  
One would. a l s o  cons ide r  perf3rming t h e  summation by a  s e r i e s  
o f  f i e l d .  a d d i t i o n s .  A s  such,  t h e  q u a n t i t y  X would. b e  w r i t t e n  1 
i n t o  a second. f i e l d .  of  X2 denoted a s  Y2 and. t h e  f i e l d  ad,d  
X2 -I Y2 ( X  ) = Z ca r r i ed .  o u t .  The sum Z2 can c a r r y  C would, 1 2  3 
then  b e  w r i t t e n  i n t o  a second. f i e l d .  o f  X and t h e  sequence 3 
repea ted . .  
5.3.4 Counting (X1 + 1, X + 1, . - - ,  Xn + 1) 2  
I n  t h i s  o p e r a t i o n ,  a  s e t  of q u a n t i t i e s  X s tored.  i n  s e p a r a t e  
w0rd.s o f  t h e  memory a r e  s imul taneous ly  incremented.. 
Memory Array--Type #1 C e l l s ,  Memory Array--Type #2 C e l l s  One 
method of  performing t h i s  form of  a d d i t i o n  i s  t o  p l a c e  a 1 
i n  t h e  l e a s t  s i g n i f i c a n t  b i t  p o s i t i o n  of t h e  operand r e g i s t e r  
( 0 ' s  i n  a l l  o t h e r  l o c a t i o n s )  and proceed wi th  an operand 
a d d i t i o n  i n  t h e  u s u a l  manner. 
A second technique u s e s  a  memory c e l l  i n  each word t o  s t o r e  
t h e  c a r r y  b i t  C i s  Ci i s  s e t  t o  1 a t  t h e  s t a r t  of t h e  o p e r a t i o n  
i n  t hose  words t o  be  incremented.  An e q u a l i t y  s ea rch  i s  t hen  
performed on X . C  a g a i n s t  11 followed by an on-match l o c a l  1 i 
e r a s e  i n  t h e  X b i t  s l i c e .  In words s a t i s f y i n g  t h i s  s ea rch  i 
Xi + 9. Another e q u a l i t y  search  i s  then  done on XiCi a g a i n s t  
01.  An on-match l o c a l  e r a s e  of  Ci and s imul taneous  w r i t e  i n  
X o c c u r  next ~ t ~ i t h  Xi -+ 1 and Ci+l 4 0 in the matching w o r d s ,  
i 
The opera t ion  cont inues  u n t i l  a l l  b i t s  of X have been processed .  
Approximately f o u r  equa. l i ty  search t imes a r e  required.  i n  each 
of t h e  b a s i c  a r r a y s .  
5 .3 .5  S h i f t i n g  
A selected,  s e t  of q u a n t i t i e s  located.  i n  t h e  same f i e l d ,  of 
d i f f e r e n t  w 0 r d . s  i n  the  memory a r e  s imultaneously sh i f t ed .  i n  
one of two d.imensions i r ~  t h i s  process ing  o p e r a t i o n .  
Memory Array--Type #1 Cel l s  Since t h e  b a s i c  type  #1 s to rage  
c e l l  does no t  possess  a  word channel read.out c a p a b i l i t y ,  no 
s h i f t i n g  can be performed i n  t h i s  a r r a y .  
Memory Array--Type #2 Cel l s  The s h i f t i n g  ope ra t ion  i s  accom- 
p l i shed  i n  a  manner s i m i l a r  t o  a  maximum (minimum) sea rch .  
The conten ts  of each memory c e l l  a r e  read o u t  i n t o  a  mismatch 
output  channel and t h e  s h i f t i n g  t akes  p lace  by means of a s e t  
of conductors loca ted  beneath t h e  f i l m  p l ane .  The s h i f t e d  
information i s  w r i t t e n  i n t o  t h e  appropr i a t e  c e l l s  by a  simple 
w r i t e  o p e r a t i o n .  No more than one e q u a l i t y  search i s  requi red  
s i n c e  the  c e l l  readout and f i n a l  w r i t e  can be accomplished 
during the  f i r s t  and l a s t  s h i f t  cyc le s ,  r e s p e c t i v e l y .  
5.3.6 Complementing (xl --+Z X2 +F2, . . . ,  x n + R n )  l9 
T h i s  i s  t he  ope ra t ion  of simultaneously r ep lac ing  each quan t i ty  
- 
X by i t s  complement X ,  
Memory Array--Type #L Cel ls  I n  t h i s  ease,  t h e  complementing 
- ---- - 
operat ion i s  accomplished by performing the  fol lowing i n  b i t  
s l i c e  Xi during a  s i n g l e  general  d r ive  cycle:  (1) t e s t  f o r  
match 1, ( 2 )  w r i t e  and ( 3 )  l o c a l  e r a s e .  The f i r s t  ope ra t ion  
switches t h e  e n t i r e  word. channel if Xi = 1 while t h e  second. 
wr i t e s  a  b i t  i n t o  t h e  c e l l  r ega rd less  of i t s  con ten t s .  The 
l o c a l  e rase  causes t h e  e n t i r e  c e l l  t o  be erased. i f  Xi = 1 
( t i p  i n  word. channel a t  s h u t t l e  l e v e l - - r e f e r  t o  sec t ion  4.3), 
but  leaves  t h e  c e l l  i n  i t s  new 1 s t a t e  (xi = 1 v i a  t h e  second 
s t e p )  if i t  o r i g i n a l l y  contained a  0. This l a s t  condi t ion 
r e s u l t s  from the  f a c t  t h a t  a  t e s t  f o r  match 1 aga ins t  X - 0 i 
w i l l  r e s u l t  i n  an i n h i b i t  i n  the  word. channel. No t i p  reaches 
the  s h u t t l e  l e v e l  ( r e f e r  t o  Figure 29a) and., t he re fo re ,  no l o c a l  
e rase  occurs .  The w r i t e  d.oes occur,  however, and. X i s  s e t  i 
equal t o  1. I n  summary, the t e s t  f o r  match 1 merely e s t a b l i s h e s  
t h e  condi t ion f o r  a  l o c a l  e rase  on Xi i f  Xi = 1. I f  Xi = 0, 
no erase  takes  p lace  and the 1 w r i t t e n  i n t o  the  c e l l  i n  t h e  
second, s t e p  i s  stored, t h e r e i n .  The time required. f o r  a 
complementing opera t ion  per  b i t  i s  ewivalent  t o  two e q u a l i t y  
searches .  
Memory Array--Type #2 Ce l l s  In  ord.er t o  complement t h e  contents  
of type #2 memory c e l l s  Xi, t h a t  information i s  read out  i n t o  
the  mismatch 0 cutput  channel and. temporarily stored. i n  a  
s p e c i a l  channel designated S t * Subsequ.ent1~ a  t i p  i s  intro- 
duced i n  the  v i c i n i t y  o f  S and propagation t o  X, i s  ga,ted t i. 
by t he  contents  of s t .  Lf St = 1, t he  new Xi = 0, while 
To perform a complement opera t ion  i n  a  p a r t i c u l a r  word, a  
s e l e c t i o n  cycle  i s  necessary.  A genera l  complement r e q u i r e s  
t h a t  the  aforementioned t i p s  be introduced simultaneously i n  
a l l  words of t h e  memory. 
Figure 60 schematical ly  d.epicts t h e  simple cha,nnel and. con- 
d.uctor conf igura t ion  located.  a t  t h e  output  of each word. which 
i s  u t i l i z e d .  i n  t h e  complementing opera t ion .  The c e l l  output  
Xi f ans  out  a t  1 and e n t e r s  channel St t o  be stored. t h e r e i n  
by HT during an erase-hold. cyc le .  During t h e  next  genera l  
dr ive ,  Xi e n t e r s  g a t e  2 and. a  t i p  i s  produced i n  channel 4 
v i a  element 3 by puls ing  Ic. I f  Xi = 1, propagation back 
t o  element 1 and, t h e  memory c e l l  i s  inhibi ted.  a t  2 .  I f  Xi = 0, 
t h e  t i p  i n  channel 4 propagates through 2 and. back t o  t h e  
c e l l .  Two e q u a l i t y  search times a r e  required. f o r  t h i s  complement 
opera t  i o n .  
5 .3 .7  Logical Sum (XIUS, X2US, . . . ,  XnUS) 
The l o g i c a l  sum opera t ion  i s  a  b i t -by-b i t  ORing of t h e  contents  
S  of the  operand, r e g i s t e r  with qu-ant i t ies  X stored, i n  d i f f e r e n t  
w0rd.s of memory. The r e s u l t  XUS = i s  w r i t t e n  i n  p lace  of 
X o r  s tored i n  a  second. f i e l d .  
A simple algorithm has been 
developed for this operation. Consider the following truth t ab l e :  
Figure  60 Channel and conductor con f igu ra t i on  used i n  a 
memory a r r a y  of type  #2 c e l l s  f o r  performing 
t h e  complementing opera t ion .  
To ob ta in  Z i n  a  second, f i e ld . ,  t h e  s to rage  c e l l s  f o r  Z i  must i 
be accessed. by a  con t ro l  cond.uctor I which i s  energized.when 1 
'i = 1 t o  perform a w r i t e  func t ion .  The l o g i c a l  sum opera t ion  
begins by in t roducing  d.omains i n  a l l  word. channels and pro- 
pagat ing t h e  t i p s  t o  t h e  Zi c e l l s .  I f  Si = 1, I i s  pulsed. 1 
and a  1 w r i t t e n  i n  a11 c e l l s .  This  s a t i s f i e s  inpu t  combination 
2 and. 4 i n  t h e  above t a b l e .  Then an e q u a l i t y  search i s  per -  
formed on Xi aga ins t  S  = 1. I n  word,s s a t i s f y i n g  t h e  search,  i 
a 1 i s  w r i t t e n  i n  t h e  Zi c e l l s  s i n c e  I1 would a l s o  be energized, 
a t  t h i s  t ime. The second. opera t ion  w i l l  make p o s s i b l e  an output  
f o r  Xi = 1 and Si = 0 ,  input  combination 3, which i s  n o t  normally 
a v a i l a b l e  i n  a search of X .  a g a i n s t  Si. Two e q u a l i t y  search  
1 
t imes a r e  thus  requi red  f o r  each b i t  t o  be summed. 
The f i r s t  h a l f  of t h e  procedure 
d.escribed above, i. e . ,  t h e  w r i t i n g  of t e s t  t i p s  i n t o  Zi c e l l s  
i f  Si = 1, i s  a l s o  requi red  f o r  t h e  l o g i c a l  sum i n  t h i s  a r r a y .  
It i s  reca l led .  t h a t  a w r i t e  opera t ion  i n  a  type #2 s to rage  
c e l l  i s  performed. by energizing t h e  I i n t e r r o g a t e  line ( S  = o ) ~  
0 i 
Thus, if the  Z s torage  c e l l s  a re  t o  'be type #2,  the first w r i t e  
i 
procedure rr:us"cm sueti t h a t I  1s pulsed if Si = 1. 0 
A second. search is then  carried out on Xi against Si and 1 
0 
i.s energized. regard.less of the value of S This w i l l  d.etect 
i 
t he  mismatch X = 1, Si = 0 ( a l s o  X = 0, Si = 1, but t h i s  
i i 
has  a l ready been accounted. f o r  i n  t h e  f i r s t  search)  and. cause 
a  1 t o  be w r i t t e n  i n t o  Z i .  Again, two e q u a l i t y  search t imes 
a r e  consumed i n  t h e  l o g i c a l  sum. 
5.3.8 Logical Product (xP S ,  X+, . . . , x ~ S )  
This opera t ion  c o n s i s t s  of a  b i t -by-b i t  ANDing of  t h e  operand 
r e g i s t e r  contents  S and. t h e  stored. q u a n t i t i e s  X .  
Consider t h e  t r u t h  t a b l e  f o r  t h e  
l o g i c a l  product presented. below: 
It i s  seen t h a t  a 1 must be w r i t t e n  i n  Z i  i f  Xi = Si = 1. 
If t h e  Zi  s torage  c e l l s  possess  t h e  same w r i t i n g  c a p a b i l i t y  
a s  required. i n  t h e  l o g i c  sum opera t ion  ( s e e  memory ar ray--  
type #1 c e l l s ) ,  then an e q u a l i t y  search on Xi aga ins t  Si 
followed by a  w r i t e  Z w i l l  cause a bit t o  be w r i t t e n  Lnto i 
Zi when Xi=S.=l, The mismatch condi t ions  w i l l  produce no t e s t  
I 
tip for writing, while no write can occur for X,=S.=O, A s i n g l e  
1 1  
equality search time is required for the logical product 
performed in t h i s  manner. 
2 Ce l l s  The algori thm i n  t h i s  case  con- 
- 
s i d e r s  the  complement of t h e  contents  S i n  t h e  operand r e g i s t e r .  
Thus, we have the  fol lowing t ab le :  
Recal l ing  t h a t  a w r i t e  opera t ion  i n  a type #2 memory c e l l  
occurs  v i a  t h e  mismatch 0 output  channel and. t h a t  a t e s t  f o r  
match 0 when Xi = 1 produces a t i p  i n  t h e  same output  channel, 
then an e q u a l i t y  search of Xi aga ins t  9i w i l l  produce t h e  
d,esired output  f o r  Z . That i s ,  i f  Xi = 1 and. Si = 1, then i 
3 = 0 and a t e s t  f o r  match 0 on Xi causes an output  i n  the  i 
mismatch 0 output  channel from which i t  may be w r i t t e n  i n  t h e  
Zi  c e l l .  Input combinations 1, 2, 3 with Si replaced by i 
e i t h e r  produce no output  o r  a t i p  i n  t h e  mismatch 1 channel 
which cannot be used f o r  w r i t i n g  Zi. This technique f o r  ac- 
complishing t h e  l o g i c a l  sum then u t i l i z e s  one e q u a l i t y  search  
with t h e  complement of t h e  operand r e g i s t e r .  
5 -4- and Process 
W sumary of the t%mes requ- i red  to per fo rm the various search 
and processing o p e r a t i o n s  de sc r i bed  in the preceding sections 
i s  presented i n  the t a b l e s  on the  fol lowing page and se rves  
a s  a means of comparing " c h e  basic mernory a r r a y s  i n v e s t i g a t e d .  
Refer r ing  f i r s t  t o  the t a b l e  f o r  search opera t ions ,  i t  i s  seen 
11 t h a t  i n  each a r ray ,  one opera t ion  i s  described. a s  not  p r e s e n t l y  
I I poss ib le .  On t h e  b a s i s  of t h e  f a c t  t h a t  t h e  maximum (minimum) 
search i s  more wid.ely u t i l i z e d  than t h e  proximity search  i n  
7 spaceborne a s s o c i a t i v e  processors  , i t  would. appear t h a t  an 
a r ray  of type #l c e l l s  i s  not  s u i t a b l e  f o r  these  purposes.  The 
s i g n i f i c a n t l y  g r e a t e r  time required t o  perform t h e  i n e q u a l i t y  
search i n  t h i s  a r r a y  f u r t h e r  s u b s t a n t i a t e s  t h e  above conclusion.  
Although t h e  remaining searches a r e  car r ied .  ou t  i n  approxi-  
mately t h e  same number of opera t ions  i n  each a r ray ,  the b a s i c  
u n i t  of search time i s  smaller  i n  a r r a y  of type #2 c e l l s .  
Taking a l l  search opera t ions  i n t o  cons idera t ion ,  i t  i s  ap- 
parent  t h a t  t h e  second a r r a y  type i s  d e f i n i t e l y  s u p e r i o r .  
A s i m i l a r  conclusion i s  d.rawn when one consid.ers the  t a b l e  
f o r  processing opera t ions .  The s p e c i f i c a t i o n s  f o r  a  DOT 
a s s o c i a t i v e  processor presented, i n  sec t ion  7 a r e  based., t h e r e -  
f o r e ,  upon an a r r a y  of type  #2 c e l l s .  
5 . 5 . 1  1ntrod.uction 
The r e s u l t s  of t h e  var ious  search opera t ions  such a s  t h e  
matches from an e q u a l i t y  search, t h e  words s a t i s f y i n g  an 
i n e q u a l i t y  or maximum ( m i n i m u - m )  search, etc. would normally 
be represented by a s tored  b i t  In one or more f l a g  b i t  memory 

c e l l s  associa ted  with each word of memory. While t h e  mechani- 
za t ion  o f  a l l - p a r a l l e l  on-match opera t ions ,  i .  e * ,  opera t ions  
i n  which a  b i t  s l i c e  w r i t e ,  l o c a l  e rase ,  o r  o the r  func t ion  
except read, a r e  performed. simultaneously i n  a l l  w0rd.s s a t i s -  
f y i n g  a  search,  i s  r e l a t i v e l y  s t ra ight forward ,  the  r e so lv ing  
of mul t ip le  matches t o  (1) pr0vid.e readout i n  a  word. s l i c e  
mod.e, ( 2 )  l o c a t e  t h e  f i r s t  empty l o c a t i o n  f o r  1oad.ing t h e  
memory, (3 )  generate  an address  f o r  each word, ( 4 )  enable 
w r i t i n g  i n  a  word. s l i c e  mod.e, e t c . ,  r ep resen t s  a  formidable 
problem. 
The l o g i c  which makes p o s s i b l e  sequen t i a l  s e l e c t i o n  of t h e  
words s a t i s f y i n g  a search and thus  performs t h e  resolve  func t ion  
1 I i s  o f t e n  re fe r red  t o  as a  word s e l e c t  l adder .  "8 I n  t h i s  sec t ion ,  
seve ra l  DOT word s e l e c t  ladder  schemes a r e  described and t h e  
trad.e-off s  between e l e c t r o n i c s  c o s t  and. r e so lve  time consid.ered. 
Techniques f o r  loading a  memory and. genera t ing  an ad.d.ress f o r  
I I match"' w 0 r d . s  a r e  discussed and. a  comparison i s  made of four  
meth0d.s f o r  read.ing a l l  match words. 
5.5.2 
The "bas ic  method" f o r  resolv ing  mul t ip le  matches (and t h e  
search  f o r  an empty memory l o c a t i o n  on loading)  uses  a  s i n g l e  
t e s t  t i p  which scans through the  e n t i r e  memory bypassing those  
words not  containing a  match and stopping a t  t h e  f i r s t  word 
on which a match e x i s t s ,  Figure 61  schematical ly  dep ic t s  the 
simple scanrling s-tetwork located at each word and t h e  t e s t  t i p  

channel T in terconnect ing  these  networks i n  a s e r i a l  manner. 
Channels designated F and. F i n  the  f i g u r e  emanate from f l a g  1 2 
b i t  memory c e l l s ,  while those d.esignated. W1 and. W 2  lead. t o  
t h e  word. o r  mismatch output  channels,  d.epend.ing upon t h e  type  
of memory a r ray ,  f o r  an on-match opera t ion .  I n h i b i t  ga tes  1 
and. 2 i n  each network implement t h e  required. AND func t ion  be- 
tween t i p s  i n  t h e  F and. T channels, i . e . ,  Wi = F.  w T .  
1 
I n  performing the  resolve  opera t ion ,  a  t e s t  t i p  i s  introd.uced. 
I I i n t o  t h e  T channel by means of t h e  w r i t e  t e s t  t i p "  con t ro l  
cond.uctor and. propagated. t o  t h e  f i r s t  word. with a  genera l  
d r ive  f i e l d .  If t h e r e  i s  a  match on t h i s  word. 1, i . e . ,  i f  
t h e r e  i s  a  f l a g  t i p  a t  F t h e  t e s t  t i p  e n t e r s  channel W 1, 1 
and. i s  blocked by punch-through element 3 u n t i l  t he  subsequent 
on-match opera t ion  begins.  A t  t h a t  time, c o n t r o l  l i n e  IM 
i s  energized., punch-through occurs ,  and. t h e  t e s t  t i p  performs 
t h e  on-match opera t ion .  Upon completion of t h e  l a t t e r  by a 
genera l  e rase  and. hold., t he  domain s to red  a t  S by means of 
conductor HT cont inues t o  propagate t o  t h e  next memory word 
s ince  no d.omain was present  i n  ga te  1 from F o r  word. 1 when 1 
t h i s  opera t ion  began. NOW, i f  t h e  f l a g  t i p  i s  absent  a t  
word. 2, match , t he  t e s t  t i p  cont inues un inh ib i t ed  
through the  main channel of ga te  1 t o  t h e  next  word.. A f t e r  
the f i n a l  match has  been processed., t he  t e s t  t i p  i s  sensed. 
!I a t  the  readout chamnel designated resolve  complete" and t h e  
on-match r e so lve  opera t ions  terminated.  The same operat ion 
occurs  i f  no matches e x i s t  i n  the e n t i r e  memory* I n  t h i s  
manner, a single sense amplifier is used to d e t e c t  matches, 
The bas ic  scanning technique d.escribed, evid.ently r e q u i r e s  
a  g r e a t  dea l  of t i p  propagation time s ince  t h e  minimum d.elay 
per scanning network would. be of t h e  order  of 1 p s e c .  The 
time t o  r e so lve  m matches ( T  ) would. then be equal t o  mM ysec R 
where M i s  t h e  number of w0rd.s i n  t h e  memory. This  assumes t h a t  
t h e  dura t ion  of the  propagate o r  general  d r ive  pu l se  i n  each 
reso lve  opera t ion  i s  equal  t o  t h e  time necessary t o  scan t h e  
e n t i r e  memory rega rd less  of t h e  l o c a t i o n  of t h e  f i r s t  and. 
subsequent matches. One method of reducing TR i s  t o  d e t e c t  
the  entrance of the  t e s t  t i p  i n t o  a  W channel, i . e . ,  t o  ob ta in  
a  read.out when t h e  f i r s t  o r  next  match word. has  been located., 
and .use  t h i s  s i g n a l  to  te rminate  the  genera l  d r ive  p u l s e .  
The t o t a l  time consumed i n  r e so lv ing  m matches i s  designated. 
TR and TR = M y s e c  s ince  t h e  sum of the  scan times from t h e  
1 1 
f i r s t  match word. t o  t h e  second., and. from t h e  second. t o  t h e  
t h  
third. ,  and. so on t o  t h e  m match, i s  equivalent  t o  a s i n g l e  
scan of t h e  e n t i r e  memory. The W channel readout mentioned. 
above would, be accomplished by readout elements located. a t  
each of these  channels and interconnected. t o  form a s i n g l e  
sense l i n e  a s  shown by t h e  d.otted. l i n e  i n  Figure 61. An 
ad.dit iona1 sense ampl i f ie r  and. l o g i c  t o  ga te  t h e  genera l  d r i v e  
pulse would be required. then  t o  aged.uce T by a  f a c t o r  of m e  R 
Another method of reducing TR i s  t o  u t i l i z e  a d d i t i o n a l  sense 
amplifiers to d e t e c t  anatches sepaxaately within a nurriber of 
segments of t he  memory. Each sense l i n e  would in terconnect  
t h e  readout elements located in t he  F channels o f  a  segment 
of words a s  i l l u s t r a t e d  i n  Figure 62.  The output  of the  sense 
ampl i f i e r s  a r e  sampled sequen t i a l ly  a f t e r  t h e  f l a g  t i p s  have 
been propagated t o  g a t e  1, and a  t e s t  t i p  nucleated i n  t h e  
T channel corresponding t o  t h e  f i r s t  segment conta in ing  a  match. 
The "wr i te  t e s t  t i p "  c o n t r o l  conductor f o r  each segment shown 
i n  Figure  62 i s  operated by a  pulse  d r i v e r  which i s  gated by 
t h e  output  of t h e  corresponding sense ampl i f i e r  and a  genera l  
sampling c i r c u i t .  The scanning opera t ion  i n  the  se lec ted  
11 
segment takes  p lace  i n  t h e  manner described a s  t h e  b a s i c  
method" f o r  r e so lv ing  mul t ip le  matches. It i s  r e c a l l e d  t h a t ,  
i n  t h i s  case,  a  sense ampl i f ie r  was required t o  d e t e c t  t h e  
t e s t  t i p  fol lowing the  f i n a l  on-match opera t ion .  I n  t h e  
network of Figure 62, t h i s  func t ion  i s  accomplished by t h e  
I t  
sense l i n e  in terconnect ing  t h e  resolve  complete" readout 
elements i n  each segment. This r equ i res  an a d d i t i o n a l  sense 
a m p l i f i e r ,  t he  output  of which i s  used t o  t r i g g e r  t h e  a fo re -  
mentioned sampling opera t ion .  The l a t t e r  begins a t  t h e  next  
unsampled segment. 
I n  t h e  s t ra ight forward  implementation of t h i s  second v a r i a t i o n  
of t h e  bas ic  resolve  technique, t h e  r e so lv ing  of each match 
wi th in  a segment i s  performed us ing  a f ixed  genera l  dr ive  
p u l s e ,  The dura t ion  of t h i s  pulse  i s  equal t o  t h e  time 
requi red  t o  scan a complete segment of' mf~words o r  mrPsec. 
Thus, if' t h e r e  a r e  ml ma"tches in segrnent 1, m2 i n  segment 2 ,  

e t c . ,  t he  t o t a l  time t o  resolve  a l l  segments TR i s  given 
2 
= mmipsec which redu-ces t o  mivi o r  T when a l l  w0rd.s a r e  R 
contained. i n  a s i n g l e  segment. However, when t h e  w0rd.s a r e  
divid.ed. i n t o  i equal segments, t h i s  technique makes p o s s i b l e  
a  reduct ion i n  TR by a  f a c t o r  of i, i . e . ,  T =T . There 
R2 R / i  
i s  obviously a  trad.eoff t o  be mad.e i n  terms of t h e  red.uction 
i n  r e so lve  time and. the  cos t  of ad.dit iona1 sense a m p l i f i e r s .  
A s t a r t i n g  p o i n t  f o r  such consid.erations m i g h t  be an i n c r e a s e  
i n  t h e  number of sense ampl i f i e r s  t o  ob ta in  a  resolve  time 
equal t o  the  b a s i c  e q u a l i t y  search time which, f o r  a  100-bi t  
per-word. a r r a y  of type #2 memory c e l l s ,  would be approximately 
2 5 0 p s e c .  This implies  t h a t  an a r r a y  of 1000 ( M )  words would. 
be d.ivid.ed. i n t o  4 (i) segments of 250 w0rd.s ( m ' )  and. 4 a d d i t i o n a l  
sense a m p l i f i e r s  u t i l i z e d . .  
The choice a s  t o  which of the  two reso lve  schemes i s  most 
s u i t a b l e  f o r  u s e  i n  a  DOT a s s o c i a t i v e  memory d.epends upon 
the  average number of matches ( m )  expected. i n  search opera t ions .  
We r e c a l l  t h a t  the  resolve  time us ing  t h e  f i r s t  method. i s  
ind.ependent of the  number of matches, i . e . ,  M p sec ,  whi le  
the  second. approach depends upon t h e  r a t i o  of the  number of 
m 
- 
matches t o  segments, i , e . ,  =i M y s e c .  Thus, when m / i  4 1 ,  
the  second. approach malces poss ib le  a  shor te r  r e so lve  t ime.  
Using t h e  value i := 4 d.etermined. i n  the  above manner, the  
i n e q u a l i t y  reqziires t h a t  the  average number o f  matches be 
t h r e e  cr l e s s  If 14 = 1000 word.s, m = 3 represents an 
extremely small number of matches, An average match r a t e  
of 5 per cent would requ i re  t h a t  i = 50 t o  s a t i s f y  t h e  above 
i n e q u a l i t y .  
It would. appear, from these  f i g u r e s ,  t h a t  t h e  use  of t h e  
segment scan technique i s  not  p r a c t i c a l  i f  t h e  number of 
matches on t h e  average i s  more than a  few pe r  cen t  of M .  
A combination of t h e  two t i p  scan techniques described. pre-  
v ious ly  would. considerably reduce the  time requi red  t o  r e so lve  
mul t ip le  matches. I n  t h i s  method., t h e  w0rd.s of t h e  memory 
would. be divid.ed. i n t o  i segments with t h e  scanning of each 
segment t ak ing  p lace  accord.ing t o  t h e  f i r s t  o r  W channel 
readout scheme which makes poss ib le  a  v a r i a b l e  match reso lve  
t ime.  The t o t a l  time ko resolve  a l l  matches wi th in  a  segment 
( TRS ) would then be ind.epend.ent of t h e  number of matches and. 
M 
equal t o  - i rsec . The t o t a l  reso lve  time T i s  then dependent R2 J 
upon t h e  number of segments containing matches (i ) .  If 
m 
i =i, TR =M psec which i s  the  same value obtained previous ly  
m =? 
J 
f o r  T . However, i f  one takes i n t o  consid;eration t h e  s t a t i s -  
R l  A 
t i c a l  f a c t o r ,  t h a t  i s  t h e  d . i s t r ibu t ion  of matches throughout 
t h e  ;pqmory, i t  i s  apparent t h a t  im<i. I n  p a r t i c u l a r ,  a s  t h e  
number of segments inc reases ,  the  p r o b a b i l i t y  of f i n d i n g  a  
given number of "empty" segments ( con ta in  no matches) i n c r e a s e s ,  
Since an empty segment i s  not  scanned, t h e  t o t a l  reso lve  time 
is reduced correspondingly, 
An e lec t ron ic  scheme i s  a l s o  considered as  a poss ib le  solution 
t o  t h e  problem of r e so lv ing  mul t ip le  matches, The technique 
makes use  of t h e  sense ampl i f i e r s  normally required. i n  read.ing 
out  of each b i t  s l i c e  and. a  s m a l l  number of ad.dit iona1 u n i t s  
t o  sense t h e  outputs  from blocks of w0rd.s i n t o  which t h e  
memory would be d.ivid.ed.. Two f l a g  b i t  memory c e l l s  d.esignated 
F1 and. F2 a r e  u t i l i z e d .  i n  each word. t o  s t o r e  t h e  r e s u l t s  of 
a  p a r t i c u l a r  search .  One of these  s p e c i a l  memory-logic n e t -  
works (F1) i s  loca ted  a t  the output  end. of t h e  word., while  
t h e  o t h e r  (F ) i s  contained within t h e  word shar ing  a  b i t  
2 
pos i t ion  with a  standard. type #1 o r  type #2 b i t  s to rage  c e l l .  
The F c e l l s  a r e  loca ted  i n  success ive ly  higher  o r  lower ord.er 2 
b i t  p o s i t i o n s  from word. t o  word. i n  a  given block such t h a t  
t h e  mth word i n  each block conta ins  an F c e l l  i n  t h e  nth 2 
b i t  s l i c e .  A l l  F c e l l s  within a  block a r e  interconnected 1 
by a  s i n g l e  sense l i n e  which i s  t h e  input  t o  t h e  block sense 
ampl i f i e r  . 
A schematic r e p r e s e n t a t i o n  of a  memory a r r a y  of type #2 c e l l s  
organized i n  t h e  above manner i s  depicted. i n  Figure 63. It 
i s  seen t h a t  the  F2 c e l l  i n  t h e  nth b i t  s l i c e  of a  word shares  
t h e  read,out channel of t h e  nth b i t .  Thus, no a d d i t i o n a l  
read.out elements a r e  requi red  f o r  t h e  F2 c e l l s ,  proper i s o l a t i o n  
being obtained. by t h e  diodes D shown i n  =the f i m r e .  A de ta i led .  
desc r ip t ion  of the  opera t ion  of t h e  F c e l l s  w i l l  not  be given 2 
a t  th5s  t i m e ,  A cell design which  ineerpora tes  the  f e a t u r e s  
and requirements of b o t h  f l a g  b i t  and bas ic  memory ceLls 
Figure 63 Modified memory a r r a y  of type #2 cells for p r f o r m i n g  
high speed resolve operation, 
5-70 
does no5 pose any problems, 
Using t h e  conf igura t i9n  shown in Figure 63, t h e  r e so lv ing  of 
a  match takes  p lace  i n  t h e  fol lowing manner: A genera l  d r i v e  
f i e l d  i s  applied and t h e  contents  of c e l l  F1 c e l l s  a r e  pro-  
pagated t o  t h e i r  r e spec t ive  readout s t a t i o n s .  The ou tpu t s  
of t h e  block sense ampl i f i e r s  a r e  then sampled s e q u e n t i a l l y ,  
s t a r t i n g  with block 1. Upon ob ta in ing  an output ,  t h e  sequence 
i s  terminated and a  f l i p - f l o p  which corresponds t o  t h a t  pa r -  
t i c u l a r  block i s  s e t .  Next, t he  contents  of the  F2 c e l l s  
i n  t h a t  block a r e  read out  by means of a  block c o n t r o l  con- 
ductor and t h e  b i t  s l i c e  sense ampl i f i e r s  a r e  sampled sequen- 
t i a l l y  s t a r t i n g  with b i t  1 u n t i l  a  match i s  de tec ted .  
The block and. b i t  s l i c e  f l i p - f l o p s  s e t  during t h i s  opera t ion  
11 thus  id .en t i fy  what may be consid.ered. a s  t h e  address1'  of t h e  
f i r s t  match. To perform t h e  subsequent on-match opera t ion ,  
t h i s  address  could. be d.ecoded. and. t h e  match word. selected.  u s i n g  
the  DOT word. s e l e c t i o n  l o g i c .  Another approach being con- 
sid.ered i s  t o  read, out  the  contents  of t h e  F2 c e l l  correspond.ing 
t o  t h e  f i r s t  match. This would. be accomplished. by means of 
two c o n t r o l  conductors, one of which passes  through a l l  c e l l s  
i n  a  b i t  s l i c e  while t h e  o t h e r  passes  through a l l  c e l l s  i n  a  
block of words. The b i t  s l i c e  conductor would be dr iven by one 
o f  t h e  i n t e r r o g a t e  l i n e  d r i v e r s ,  Il o r  10, but  a d d i t i o n a l  d r i v e r s  
w o u l d  be required for the conductors which address the  b locks ,  
I n  mechanizing this readout ,  the output  o f  the aforementioned 
flip-flops would be used to gate the corresponding b i t  slices 
and block d r i v e r s .  Thus, no decoding or wos-d seltee"con would 
Se requ i red ,  
The resolve  opera t ion  i s  i n i t i a t e d .  fo l lowing each on-match op- 
e r a t i o n .  While some savings i n  time can be reali/zed. by 
s t a r t i n g  t h e  sampling sequences a t  t h e  p o i n t  where i t  was 
l a s t  terminated., a  more s t raightforward.  approach would. be  t o  
begin the  procedure a t  t h e  f i r s t  block, i. e . ,  u t i l i z e  an i d -  
e n t i c a l  r e so lve  sequence f o r  each opera t ion .  To t h i s  end., 
ad.dit iona1 l o g i c  would. be requi red  i n  t h e  F1 and F2 c e l l  
of each word t o  i n h i b i t  e l e c t r i c a l  read.out from a word. pre-  
v ious ly  processed.. This  i s  r e a d i l y  accomplished.. 
A summary of t h e  DOT resolve  techniques and t h e i r  e l e c t r o n i c s  
requirements i s  presented i n  f i g u r e  64. The "basic  method" 
of r e so lv ing  mul t ip le  matches which u t i l i z e s  a s i n g l e  t e s t  
t i p  scan of t h e  r e so lve  network i s  r e f e r r e d  t o  a s  approach #1. 
Approaches #2, 3, and 4 a r e  v a r i a t i o n s  of t h i s  technique which 
make poss ib le  a  s i g n i f i c a n t  reduct ion i n  t o t a l  reso lve  Lime 
a t  t h e  expense of an inc rease  i n  system e l e c t r o n i c s .  Approach 
#5 i s  t h e  al l -e lectronic-scheme.  
Refer r ing  t o  f i g u r e  64, we see t h a t  approach #l makes u s e  of 
a  propagate pu l se  of f i x e d  width t o  r e so lve  each match such 
t h a t  t h e  t o t a l  r e so lve  time i s  d i r e c t l y  p ropor t iona l  t o  t h e  
number o f  matches. In t h e  second approach, the propagate t i m e  
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tip between successive match words i n  t he  resolve network. 
This i s  achieved by sensing t h e  presence of t he  s c a n ~ i n g  t i p  
i n  t h e  W channel of the  next  match word and us ing  t h i s  s ignal  
t o  terminate  t h e  propagate cyc le .  The t o t a l  r e so lve  time 
i s  then equal t o  t h a t  necessary t o  make one scan of t h e  r e so lve  
network. Approach #2 u t i l i z e s  one sense ampl i f i e r  and c o n t r o l  
ga te  i n  add i t ion  t o  the  b a s i c  e l e c t r o n i c s  of t h e  f i r s t  tech-  
nique t o  reduce the  t o t a l  r e so lve  time by a  f a c t o r  of m .  
I n  approach #3 t h e  resolve  network i s  divided i n t o  i segments 
with a  t e s t  t i p  per segment. This  reduces t h e  propagate time 
by a  f a c t o r  of i i n  comparison t o  t h e  f i r s t  approach. Only 
those  segments containing a  match a r e  scanned by a  t e s t  t i p  
and t h e  t o t a l  reso lve  time depends upon the  r a t i o  of matches 
t o  segments. Approach #3 i s  f a s t e r  than #2 i f  m / i  r 1 and always 
f a s t e r  than #l. The e l e c t r o n i c s  requirements of #3 a r e  a  
func t ion  of i. The f i n a l  t i p  scan technique i s  #4 which com- 
b ines  the  v a r i a b l e  propagate time f e a t u r e  of #2 and t h e  segment 
r e so lve  network of #3. I n  t h i s  case,  the  t o t a l  time t o  scan 
a  segment i s  independent of the  number of matches contained 
t h e r e i n .  The t o t a l  r e so lve  time i s  then d i r e c t l y  p ropor t iona l  
to  the  number of segments conta in ing  a  match. Thus, i f  a l l  
t he  matches a r e  located i n  a  s i n g l e  segment, the  t o t a l  r e so lve  
time i s  a  minimum. Inc reas ing  t h e  number of segments i reduces 
the propagate time per segment and inc reases  t h e  p r o b a b i l i t y  
of matchless segments, The e l e c t r o n i c s  cos t ,  however, inc reases  
lincsrl y with i and the tradeoff rn11st he consi d ~ r e d  
The l a s t  reso lvc  techniq-iie, approach #5, u t i l i z e s  an e l e c t r o n i c  
scan of -block and b i t  s l i c e  sense c i r c u i t s  t o  l o c a t e  t h e  f i r s t  
o r  next  word. containing a match. The propagate time per  match 
given a s  1 p s e c  i n  f i g u r e  64 i s  the  time required. t o  readout  
t h e  contents  of a l l  b i t  s l i c e  and, block f l a g  c e l l s  i n  p a r a l l e l .  
While t h e  time required. t o  perform the  e l e c t r o n i c  scan i s  
approximately 3 /rsec [30 n s e c  per sense ampl i f i e r  x  110 sense 
ampl i f i e r s  (M/N + N)] i n  a  1000 word., 100 b i t s  per  word memory, 
t h e  t o t a l  reso lve  time must include a  memory w r i t e  cyc le  i n  
which the  match information stored. i n  t h e  word s l i c e  f l a g  
c e l l s  i s  r e w r i t t e n  i n t o  t h e  b i t  s l i c e  f l a g  c e l l s .  This  r e -  
w r i t e  opera t ion  i s  performed p r i o r  t o  the e l e c t r o n i c  scan se-  
quence i n  one equa l i ty  search time T s .  Since Ts>> 3 psec ,  
the  t o t a l  reso lve  time us ing  approach #5 i s  approximately T . 
S 
The e l e c t r o n i c s  requirements f o r  t h i s  technique a r e  presented. 
i n  f i g u r e  64. 
Let u s  now consider the  c o s t  vs  time t r a d e o f f s  of t h e  s e v e r a l  
r e so lve  techniques summarized i n  f i g u r e  64 i n  order  t o  s e l e c t  
a  s u i t a b l e  approach f o r  use  i n  an advanced a s s o c i a t i v e  processor .  
E lec t ron ics  c o s t s  of $4.00 per  sense ampl i f i e r ,  $2.00 per 
c o n t r o l  l i n e  d r ive r  and $25.00 f o r  a  d i g i t a l  mul t ip lexer ,  
address  counter and decoder w i l l  be assumed. Using t h e  e l e c -  
t r o n i c s  requirements ou t l ined  i n  f i g u r e  64 and t h e  above 
c o s t s ,  we ob ta in  the  cos t  -time c h a r a c t e r i s t i c s  tabu]-ated i n  
f i gu re  65 for 2 memory of 7C100 w o r d s  (iM) a n d  a ifirord l e n g t h  
of 100 b i t s .  As a comparison, i t  i s  believed t h a t  t h e  b a s i c  
Approach To ta l  Resolve Time E lec t ron ic s  Cost 
il 1 (m) 1000 p s e c  $10.00 
il2 1000 p s e c  $14.00 
11 3 1000 p s e c  
1 
$33.00 + ( i )  $6.00 
i1 4 (im) 1000 p e c  $37.00 + ( i )  $6.00 
i 
il 5 Ts = 75 4 1 5 0  p s e c  $110.00 
Figure  65 Resolve time and e l e c t r o n i c s  
c o s t  fo r  r e so lve  techniques 
s tud ied .  
memory e l e c t r o n i c s  consrfsting of 200 i n t e r r o g a t e  l i n e  d r i v e r s ,  
100 l o c a l  e rase  l i n e  d r i v e r s ,  100 b i t s  s l i c e  sense a m p l i f i e r s ,  
genera l  d r ive  c i r c u i t r y ,  and timing and con t ro l  l o g i c  w i l l  
cos t  approximately $1,500. 
Refer r ing  t o  f i g u r e  65, i t  i s  seen t h a t  t h e  number of matches 
( m ) ,  r e so lve  network segments ( i)  and segments conta in ing  
matches (im) a r e  important f a c t o r s  i n  determining the  c o s t -  
time t r a d e o f f s .  Let u s  take f o r  example m = 10 a s  a  minimum 
response t o  a  p a r t i c u l a r  search .  Then f o r  approach #3 t o  o f f e r  
an advantage over #2 which i s  obviously super ior  to  #1, i 
must be a t  l e a s t  11. The e l e c t r o n i c s  c o s t  f o r  #3 would then  
be $99.00, a  f a c t o r  of seven l a r g e r  then #2. For t h e  same 
c o s t ,  however, approach #5 makes poss ib le  t h e  s h o r t e s t  r e s o l v e  
time, a  time independent of t h e  number of matches or  t h e i r  
l o c a t i o n .  A comparison of approaches #3 and #4 shows t h a t  
the c o s t s  a r e  nea r ly  t h e  same, but  #4 o f f e r s  an advantage when- 
ever two o r  more matches a r e  contained i n  the  same segment 
of words. Using approach #4 with m = 10 and an average va lue  
of - 5 ,  i must be a t  l e a s t  35 before  t h e  t o t a l  reso lve  time 
equals the  upper l i m i t  of #5. TJnder these  condi t ions,  #4 
c o s t s  $247 i n  comparison t o  $110 f o r  #5. It should be q u i t e  
evident  t o  t h e  reader t h a t  t h e  a l l - e l e c t r o n i c  scan technique 
y i e l d s  a minimum t o t a l  reso lve  time f o r  t h e  cos t  un less  m o r  
i = 2 when i = 13  i n  approaches #3 o r  #4, 
m 
Tile cos t - r e so lve  time t radeoff  s  a r e  depic Led i n  f i g u r e  66 
F i g u r e  66 EIectrowLes c o s t  va resolve t i m e  for  
the ~ C I B % V C  approa~hes and variables 
indicated. 
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f o r  t h e  f i v e  techniques f o r  resolv ing  mul t ip le  matches, The 
curves f o r  approaches #3 and #4 f o r  a  given value of m o r  i r n  
a r e  combined i n t o  a  s i n g l e  l i n e  s ince t h e  c o s t s  a r e  nea r ly  
the  same. Based upon t h e s e  r e l a t i o n s h i p s ,  t h e  fol lowing 
conclusions can be drawn: F i r s t l y ,  i f  minimum c o s t  i s  t h e  
p r i n c i p a l  c r i t e r i o n ,  approach #2 o f f e r s  t h e  advantage of a  
f ixed  resolve  time which i s  the  equivalent  of approximately 
seven equa l i ty  search times i n  an a r r a y  of type #2 memory c e l l s  
organized i n  the manner depicted i n  f i g u r e  75. I f  speed i s  
t h e  only cons idera t ion  and t h e  number of matches i s  genera l ly  
f i v e  o r  l e s s  o r  t h e  matches a r e  contained f i v e  o r  fewer of 
a  t o t a l  of f o r t y  word segments, then approaches #3 and #4 
can perform t h e  re so lve  opera t ion  i n  under 100 ysec  . I n  
genera l ,  t h e  number of matches and t h e i r  grouping w i l l  depend 
upon t h e  a p p l i c a t i o n .  A t o t a l  reso lve  time independent of 
these  f a c t o r s  and equiva lent  t o  a  standard e q u a l i t y  search 
f o r  a  f r a c t i o n  (10%) of t h e  t o t a l  system c o s t  would be reasonable 
c r i t e r i a  f o r  de f in ing  an optimum mul t ip le  match resolve  tech-  
nique.  Approach #5 s a t i s f i e s  these  condi t ions  a s  i l l u s t r a t e d  
i n  f i g u r e  66 and w i l l  be u t i l i z e d  i n  t h e  memory design descr ibed 
i n  sec t ion  7 .  
5 . 5 . 3  Loading Techniques 
The funct ion  of loading an a s s o c i a t i v e  memory i s  divided 
i n t o  two ca tegor ies :  (1) loading an empty memory and ( 2 )  
loading a word which i s  e ~ p t y  o r  contains  information t o  be 
updated. 'The f i r s t  opera t ion  can be accomplished by e i t h e r  
Lhe nOT word s e l e c t i o n  l o g i c  o r  mul t ip le  match reso lve  n e t -  
work while t h e  second i s  c2nsidered a s  a combination of match 
resolve  and write-on-match opera t ions  which a r e  b e s t  achieved 
us ing  t h e  resolve  network. The times t o  perform these  opera t ions  
a r e  a s  fo l lows .  
Empty Memory To load an empty memory us ing  the  word s e l e c t i o n  
l o g i c  described i n  s e c t i o n  3.2.2, a  b inary  counter ( address  
counter )  i s  used t o  s e l e c t  word channels i n  succession f o r  
w r i t e  opera t ions .  Each s e l e c t  opera t ion  requ i res  3 ysec  of 
memory cycle  time while  the  w r i t e  sequence consumes the  equi -  
va len t  of an e q u a l i t y  search time f o r  150 Psec f o r  a 100 b i t  
word. The t o t a l  load time f o r  a  1000 word memory i s  then  
153 msec . Word s e l e c t i o n  e l e c t r o n i c s  (b ipo la r  d r i v e r s  f o r  
the  address  l i n e s ,  address  counter ,  c lock,  con t ro l  l o g i c )  c o s t s  
approximately $75. and may not  be required i n  c e r t a i n  memory 
a p p l i c a t i o n s .  Thus, the  second approach i s  considered which 
incorpora tes  t h e  match reso lve  l o g i c  s ince  the  l a t t e r  i s  a  
b a s i c  component of a l l  a s s o c i a t i v e  memories. 
I n  implementing t h e  empty-memory load opera t ion  us ing  t h e  
e l e c t r o n i c  r e so lve  technique described i n  t h e  previous s e c t i o n ,  
it i s  necessary t o  w r i t e  a  1 i n t o  every b i t  s l i c e  f l a g  c e l l  
(F2  c e l l  i n  Figure 63) and word s l i c e  f l a g  c e l l  ( F 1 )  This 
i s  accomplished by a nuc lea te  conductor which i n t e r s e c t s  c e l l  
word l t n e s  i n  t h e  v i c i n i t y  of the  Fl c e l l s  and wr i t e s  i n t o  
Ll~ese cllannels dur lng a s h o r t  gerleral dr ive  sequence , 'l'he 
c o n t r o l  conductor which ga tes  the  input  - t o  the  F c e l l s  2 s  1 
energized d.uring t h i s  opera t ion  and, the  w r i t e  opera t ion  t a k e s  
p lace .  Next F c e l l s  a r e  w r i t t e n  i n t o  i n  the  standard cyc le  2 
which fol lows each memory search opera t ion .  With a  1 s to red  
i n  a l l  F1 and. F2 c e l l s ,  t h e  e l e c t r o n i c  r e so lv ing  technique 
i s  employed. t o  l o c a t e  w0rd.s 1 t o  10,000 i n  succession f o r  
the word, w r i t e  cyc le .  The t o t a l  load, time i s  then equal  
t o  the  sum of t h e  resolve  and. w r i t e  t imes.  The former i s  
150 psec  f o r  1000 words while  the  l a t t e r  consumes 150 msec. 
A n e t  load. time IJl5O msec i s  achieved.. No ad.d.itiona1 e l e c t r o n i c s  
a r e  required. .  
Empty Word. The 1oad.ing of an empty word. o r  word. t o  be updated 
i s  equiva lent  t o  a  b a s i c  match reso lve  opera t ion .  I f  each 
I! 
word. of memory contains  a  s t a t u s "  f l a g  b i t  which i s  a  0  i f  
the  word. i s  empty o r  conta ins  unuseful  information and a. 1 
i f  the  information i s  p e r t i n e n t ,  then a  t e s t  f o r  0  i n  t h i s  
11 b i t  s l i c e  w i l l  id .ent i fy t h e  empty" w0rd.s. Resolving t h e  
matches i n  t h e  stand.ard. manner w i l l  then l o c a t e  t h e  f i r s t  
and. subsequent w0rd.s f o r  the  r e w r i t e  cyc le .  The l a t t e r  would. 
inc1ud.e a  l o c a l  e rase  opera t ion  t o  insure  t h e  word contained. 
a l l  0 ' s  p r i o r  t o  t h e  w r i t i n g  of new d.ata. The load. time p e r  
word i s  approximately 300 p s e c .  The f i r s t  word, r e q u i r e s  an 
ad.dit iona1 150 P e c  to  w r i t e  the  match information from t h e  
I 1  s t a t u s "  f l a g  b i t  equa l i ty  search. i n t o  the  F:, c e l l s  of' t h e  
array. 
5.5 -4 Technique -- f o r  Generating a  Word Address 
-- 
The problem o f  genera t ing  t h e  address of a  ~ + ~ o r d  s a t i s f y i n g  
a  search has been investigated and a suita7-11 e sohntion ob ta ined .  
To perform t h e  opera t ion ,  i t  i s  f i r s t  necessary to  r e so lve  
t h e  match by e i t h e r  t h e  domain t i p  or  e l e c t r o n i c  scanning 
technique and produce a  domain i n  s p e c i a l  readout channel of 
t h e  ~ o r d  i n  ques t ion .  This readout channel i s  coded with 
the b inary  address  of t h e  word i n  a  manner which i s  dependent 
upon t h e  readout elements u t i l i z e d .  A memory of 2p words r e q u i r e s  
a  p  b i t  code and p a d d i t i o n a l  sense a m p l i f i e r s  f o r  t h i s  purpose.  
A binary-cod.ed. channel s t r u c t u r e  i s  d.epicted. schematical ly  
i n  Figure 67. It i s  assumed, t h a t  magne to~es i s t ance  read.out 
elements a r e  u t i l i z e d . ,  although t h e  b a s i c  approach i s  genera l ly  
app l i cab le  t o  the  planar-Hall  and. induct ive  read.out techniques.  
Refer r ing  to  t h e  f i g u r e ,  the  X ' s  i n d i c a t e  p o i n t s  where t h e  
sense l i n e s ,  shown a s  d.otted. l i n e s ,  make contac t  with t h e  
magnetic f i l m .  The code i s  es tabl ished.  by the  presence 
(b ina ry  1) o r  absence (b inary  0) of these  contac ts  which 
form the  magnetoresistance elements i n  t h e  p  b i t  p o s i t i o n s  
of t h e  read-out channels.  The sense l i n e s  pass d . i r ec t ly  ac ross  
those b i t s  d.esignated, a s  0 ' s .  Thus, when a  d.omain i s  p resen t  
i n  a  read.out channel, s i g n a l s  a r e  obtained a t  t h e  sense am- 
p l i f i e r s  i n  accord.ance with t h e  channel code. No s igna l  i s  
obtained f o r  t h e  0 ' s  o r  the  1 ' s  i n  t h e  unswitched channels ,  
From F i ~ w r e  67> i t  i s  seen t h a t  the  code f o r  w o r d  1 i s  
(000.- .0), word 2 (100 . .  . 0 ) ,  word 3 (010.~ . O )  u p  to  word 
Figure  67 Coded channel s t ruc tu re  used in. generating a 
word address .  
,P 
r w h i c h  is given by (111.,,11). A JOOC-word associative 
memory would then r e q u i r e  p = 10 sense ampl i f i e r s  to  genera te  
an address  i n  the  manner descr ibed.  
A s imi la r  scheme f o r  genera t ing  an ad.d.ress has  been inves t iga ted  
experimentally i n  con junct ion  with t h e  stud.y of word s e l e c t  ion  
l o g i c .  The technique makes use  of ind.uctive read.out wi th  a  
channel conf igura t ion  s i m i l a r  t o  t h a t  shown i n  Figure 25. 
I n  c o n t r a s t  t o  t h e  magnetoresistance approach d.escribed. pre-  
v ious ly ,  channel ou tpu t s  a r e  obtained. f o r  both 1 ' s  and. 0 ' s  
i n  t h e  ad.dress, the  1 ' s  represented by a  l a r g e  output  and t h e  
0 Is by a  small s i g n a l .  Typical address s i g n a l s  a r e  d.epicted. 
i n  Figure 26 f o r  t h e  e i g h t  output  channels.  The r a t i o  of 
s i g n a l  amplitudes i s  a func t ion  of t h e  number of output  channels 
crossed. by the  sense l i n e  which i s  approximately four  t o  one 
i n  t h e  f i g u r e .  
A word. address genera tor  based. on t h i s  approach would u t i l i z e  
t e n  sense l i n e s  f o r  an e l e c t r o n i c s  c o s t  of $40. The propagation 
d.elay through t h e  t e n  output  l e v e l s  would be m 1 5  r s e c  . 
5-5.5 
Four methods have been considered f o r  performing t h e  opera t ion  
of reading a l l  match words. These a r e  divided i n t o  two c a t e -  
gor i e s ,  one i n  which t h e  match words a r e  read sequen t i a l ly ,  
and t h e  s$her i n  which an i n t e r l a c e d  reading scheme i s  employed. 
The tlme to read a l l  matches i s  determined f o r  t h e  case when no 
r e so lv ing  i s  u t i l i z e d ,  i . e . ,  no s e l e c t i o n  of matches t akes  
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place ,  and f o r  t h e  case when the mul t ip le  matches a r e  r e so lved .  
I n  the  discussion which fol lows,  T i s  defined a s  t h e  propa- 
P 
ga t ion  delay per b i t  and M, N and m a r e  t h e  number of words, 
b i t s  per word, and matches, r e s p e c t i v e l y .  
The f i r s t  technique d,oes n o t  r equ i re  any s e l e c t i o n  of matches 
and words a r e  read one by one. L e t t i n g  T1 be the  t ime f o r  
the complete read. opera t ion ,  we have 
T = MNT 
1 P  
I n  t h e  second. method, t h e  matches a r e  resolved., but  t h e  read.ing 
s t i l l  takes p lace  s e q u e n t i a l l y .  The time f o r  t h i s  opera t ion  
T2 i s  given by  
where TR i s  the  t o t a l  r e so lve  time. The t h i r d  and f o u r t h  
approaches u t i l i z e  the  i n t e r l a c e d  reading scheme. I n  t h i s  
procedure, t h e  t i p s  which perform t h e  read opera t ion  a r e  delayed 
from en te r ing  successive words by T the  n e t  d.elay accumulating P S  
between the  f i r s t  and. subsequent w0rd.s. Each b i t  s l i c e  i s  
sensed. r e p e a t e d . 1 ~  a s  t i p s  en te r  t h e  word s l i c e s .  The r e s u l t s  
f o r  each word. must be assembled. by l o g i c  e x t e r n a l  t o  the  
a r r a y .  
Thus, with i n t e r l a c e d  reading,  but no resolv ing ,  we o b t a i n  
a read time T expressed as 3 
When t h e  matches a r e  resolTsed,  t h e  i n t e r l a c e d  roadirlg t e c l ~ n i q u e  
r e q u i r e s  t h a t  a l l  matches be reso lved  b e f o r e  t h e  r ead ing  
zommences, T h i s  does n o t  modify t h e  r e s o l v e  t ime .  I n  t h i s  
manner, we o b t a i n  a  t ime T g iven  by 4 
I f  we assume t h a t  TR i s  equa l  t o  an e q u a l i t y  s ea rch  t ime,  
then TR = NTp. 
The t a b l e  below p r e s e n t s  a comparison of' t h e  read, t imes  ob ta ined .  
by t h e  f o u r  schemes. The r a t i o  Ti/Tp i s  c a l c u l a t e d  s i n c e  i t  
i s  a  c o n s t a n t  f a c t o r  i n  each c a s e .  The v a l u e s  M = 1000 and. 
N = 100 have been chosen t o  r e p r e s e n t  a  t y p i c a l  a s s o c i a t i v e  
memory f o r  spaceborne a p p l i c a t i o n 9  and m i s  consid,ered a s  t h e  
v a r i a b l e  f a c t o r .  
S e q u e n t i a l  Read. I n t e r l a c e d .  Read. 
d L rC 4 
N M m T1/Tp T2/Tp T3/Tp T4/T5 
no no 
r e s o l v e  r e s o l v e  r e s o l v e  r e s o l v e  
It i s  apparen t  t h a t  a c o n s i d e r a b l e  r e d u c t i o n  i n  read time 
i s  p o s s i b l e  by employing t h e  i n t e r l a c e d  read mode of o p e r a t i o n  
i n  con junc t ion  wi th  t h e  r e s o l v i n g  of matches .  The s e q u e n t i a l  
read technique  ( T  ) ,  a l though  r e l a t i v e l y  sl~w, i s  much e a s i e r  
2 
t o  ilnplerne12t sir lee i t  i s  merely a  read-on-match o p e r a t i o n .  
Proper ope ra t ion  of  t h e  i n t e r l a c e d  read scheme r e q u i r e s  ac -  
c u r a t e  t i p  propagat ion c h a r a c t e r i s t i c s ,  v e l o c i t y  i n  p a r t i c u l a r ,  
to  i n s u r e  t h a t  a  t e s t  t i p  appears a t  a  b i t  s l i c e  a t  a  p r e -  
d.etermined. t ime.  A smal l  v a r i a t i o n  i n  the  gene ra l  d r i v e  
f i e l d .  would g r e a t l y  a f f e c t  t h e  t iming of i n t e r r o g a t e  and. sense 
ampl i f i e r  s t r o b e  p u l s e s .  The increased.  system complexity 
required,  f o r  t he  in t e r l aced .  read m0d.e and. t h e  s t a t e  of t h e  
a r t  of t i p  v e l o c i t y  techniques rend.ers t h i s  m0d.e of o p e r a t i o n  
u n f e a s i b l e  a t  t h i s  t ime.  For p resen t  purposes,  t h e  s e q u e n t i a l  
method. of r ead ing  mul t ip l e  matches i s  believed.  t o  be s a t i s f a c t o r y .  
5 .6  
The r e s u l t s  of s e c t i o n  5 .4  i n d i c a t e  q u i t e  c l e a r l y  t h a t  optimum 
a s s o c i a t i v e  processor  performance would be achieved with  a  
memory a r r a y  of type #2 s to rage  c e l l s .  Sec t ions  5 . 2  and 5 . 3  
have presented t h e  l o g i c  conf igu ra t ions  p e r t i n e n t  t o  each of 
t h e  search  and process ing  ope ra t ions  s tud ied  f o r  both bype 
#1 and type #2 memory c e l l s .  We now combine the  aforementioned 
conf igu ra t ions  based on the  type #2 c e l l  i n t o  a  s i n g l e  sea rch  
and process ing  s t r u c t u r e  t o  be contained i n  each word of memory. 
The fo l lowing  search ope ra t ions  r e q u i r e  unique l o g i c  f o r  
t h e i r  implementation: (1) e q u a l i t y  ( 2 )  i n e q u a l i t y  ( 3 )  maximum 
(minimum) and ( 4 )  i n t e r s e c t i o n .  The union of searches  i s  
obtained by ORing the  r e s u l t s  of t he  b a s i c  searches  i n  one 
f l a g  b i t  memory c e l l  and hence, r e q u i r e s ,  no a d d i t i o n a l  l o g i c .  
Process ing  ope ra t ions  which f a l l  i n t o  the  category of unique 
networks a r e  ( I )  riel-d add i t ion ,  ( 2 )  operarld adi . l i t ion  a n d  
( 3 )  complementing. Summation and counting opera t ions  a re  
accomplished by means of operand addi t ion  while t h e  s h i f t i n g  
funct ion  i s  achieved with t h e  d r i v e  conductors p a r t i c u l a r  t o  
t h e  maximum (minimum) search .  Las t ly ,  the  l o g i c a l  sum and 
l o g i c a l  product opera t ions  a r e  based on equa l i ty  searches 
us ing  simple algori thms and. r equ i re  only temporary s to rage  
c e l l s  wi th in  t h e  word s l i c e .  I n  summary, four  search and, 
t h r e e  processing conf igura t ions  must be considered, i n  the  
d.esign of the  combined l o g i c  s t r u c t u r e .  
Reviewing f i g u r e s  49, 51, 52, 55, 58, 59, and 60, i t  i s  seen 
t h a t  a l l  search and processing l o g i c  i s  loca ted  a t  one end 
of a  word-sl ice .  A more s u i t a b l e  organiza t ion  would u t i l i z e  
both ends of a  word s l i c e  a s  shown i n  Figure  68 s ince  mismatch 
0  and. 1 output  channels a r e  b i d i r e c t i o n a l  propagation pa ths .  
The contents  of l o g i c  u n i t s  1 and. 2 designated LU1 and. LU2 
i n  F igure  68 a r e  d.etermined, by t h e  b i t  s l i c e  processing r e -  
quirements. For example, i n  t h e  i n e q u a l i t y  and. maximum (minimum) 
searches,  the most s i g n i f i c a n t  b i t  must be processed. before  
lower order  b i t s .  Hence, the  l o g i c  f o r  these  searches must 
be contained i n  LU2. The remaining search and processing l o g i c  
can be contained wi th in  e i t h e r  LU1 o r  LU2, o r  both .  A convenient 
method of grouping t h i s  l o g i c  i s  to  sepa ra te  the conf igura t ions  
which process mismatch output  information only from those 
which i n i t i a l l y  i n v e r t  the  mismatch information and subsequenCiy 
process t h e  match r e s u l t s ,  The f i r s t  category c o n s i s t s  o f  
Figu re  68 Block diagram showing o r g a n i z a t i o n  of 
word s l i ce s  and word l o g i c  u n i t s  LU1 
and LU2. 
ANT 
i n c q ~ l a l i t y  and rnaxim'iirn (minirii~rii) l ~ g i c  whil~ tile secol-id @oi?- 
s i s t s  of e q u a l i t y ,  i n t e r s e c t i o n ,  f i e l d  a d d i t i o n  and operand 
a d d i t i o n  l o g i c .  The complementing network can be loca ted  i n  
e i t h e r  LU1 o r  LU b u t  LU i s  seen t o  be more s u i t a b l e  on 
2) 1 
the  b a s i s  of t h i s  c r i t e r i a ,  LU1 would a l s o  conta in  the second 
ca tegory  l o g i c ,  e q u a l i t y  e t c  . 
To ob ta in  a  minimum l o g i c  s t r u c t u r e  f o r  LU1, we r e f e r  t o  f i g u r e s  
49) 55) 58, and. 60 and. no te  t h a t  t h e  1 genera tor  and i n v e r t i n g  
g a t e  of the  e q u a l i t y ,  i n t e r  sec  t i o n  and. complementary l o g i c  
i s  contained. w i th in  the  conf igu ra t ion  p e r t i n e n t  t o  the  f i e l d .  
ad.dit ion o p e r a t i o n .  Combining these  networks and. t h e  operand. 
ad.d.ition l o g i c  i n  F igure  59 we o b t a i n  t h e  conf igu ra t ion  o f  LU 
1) 
shown i n  f i g u r e  69 r o t a t e d  180' t o  a s s i s t  t he  reader  i n  making 
comparisons with  the  aforementioned. f i g u r e s  . I n  F igure  69, 
on ly  those  c o n t r o l  cond.uctors p a r t i c u l a r  t o  t h i s  a r r a y  a r e  
ind.icated..  F i r s t l y ,  Ic c o n t r o l s  t h e  two punch-through elements 
which block propagat ion i n t o  LU1 except f o r  t he  i n v e r t i n g  g a t e .  
1, i s  energized, i f  word. s l i c e  information must e n t e r  the  s t o r a g e  
s e c t i o n  of LUy Hold l i n e  Hmm func t ions  t o  s t o r e  t h e  r e s u l t s  
of i n d i v i d u a l  searches  i n  a.n in t e r sec t io r l  of searches  o p e r a t i o n  
o r  the  output  of a  b i t  s l i c e  f o r  a  complementing o p e r a t i o n  
( t o  be described,  i n  d e t a i l  below).  Ifl and. I a r e  used t o  f 2 
c o n t r o l  the  readout from t h e i r  respective c e l l s  which s h a r e  
the  match r e s o l v e  sense l i n e  f o r  a block of words, L a s t l y ,  
the block ? o n d u c t o r  shown i s  employcd in tho operand addi l i o q  
to  sychronize propagation towards the  Z t  c e l l .  
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The complementing network shown has undergone some modif icat ion 
from khat depicted i n  Figure 60. This improved eo'ni'iguration 
makes poss ib le  word s l i c e  con t ro l  of a  complemenl,fng o p e r a t i o n e  
The l a t t e r  i s  achieved. by means of f f l a g  b i t  output  channels 1 
d.esignated. 1 and. 0 i n  Figure 69. I n  those w0rd.s t o  be comple- 
mented. f conta ins  a  1 and. prod.uces an output  i n  the  1 g a t e  1 
channel.  This information i n h i b i t s  propagation from S (con- 
t a i n s  contents  of c e l l  t o  be complemented) back i n t o  t h e  word 
11 11 s l i c e  v i a  channel a  . Gate output  channel 0 i s  unswitched, 
a t  t h i s  time and the  complement takes  p lace  v i a  channel "b".  
I n  those  words where - no complement i s  d.esired., f l  conta ins  
a  0 and. produces an output  i n  t h e  0 g a t e  channel .  The l a t t e r  
i n h i b i t s  t h e  complemented. information from propagating back 
i n t o  the  word. s l i c e  v i a  channel "b", while  t h e  o r i g i n a l  i n f o r -  
mation s to red  a t  S i s  r e w r i t t e n  i n t o  t h e  word, s l i c e  v i a  channel 
11 I1 a  . Gate output  channel 1 remains unswitched when f 1 con ta ins  
a  0. 
The funct ions  of the  s to rage  c e l l s  i n  LUl a r e  indica ted  i n  
F igure  69. More p r e c i s e l y ,  f l a g  b i t  c e l l  f l  s t o r e s  t h e  match 
r e s u l t s  from a  search opera t ion  and. produces t h e  t e s t  t i p  
required.  f o r  on-match opera t ions .  It a l s o  provides an output  
a s  p a r t  of t h e  r e so lv ing  of mul t ip le  match opera t ion .  I t s  
r o l e  i n  t h e  complementing funct ion  has been described.. 
The s t a t u s  f l a g  bit cell designated f 3 -  i n Figure 69 s i g n i f i e s  
w t ~ e t h e r  a w o r d  i s  erflp"r, or loaded, 1% soutpu"c;'?s sensed by 
t h e  match resolve block sense l i n e  and v l a  Lhe i n u l t i p l e  match 
r e s o l v e  technique  f a c i l - i t a t e s  t h e  l o c a t i o n  of t h e  f i r s t o r  
nex t  err~pty l o c a t i o n  i n  memory. 
Memory c e l l s  S C ,  and. C i + l  a r e  u t i l i z e d .  i n  t h e  operand. and. 
f i e l d .  ad.dit ions a s  d.escribed. i n  previous s e c t i o n s ,  The c e l l  
d,esignated. Zi i n  F igure  58 i s  not u t i l i z e d .  i n  Lul, s ince  t h e  
X -k Y = Z ( Y )  i s  t h e  more common f i e l d .  ad.di t ion.  The r e s u l t s  
of a  f i e l d .  ad.dition a r e  temporari ly  stored. i n  Z and. then t 
rewr i t t en  i n  t h e  Y- f i e l d .  
Combining the  networks of f i g u r e s  51 and 52, we achieve t h e  l o g i c  
s t r u c t u r e  LU2 presented i n  Figure 70. I n  t h i s  case,  w0rd.s 
s a t i s f y i n g  the  i n e q u a l i t y  and/or maximum (minimum) search 
a r e  so designated by a  s tored  1 i n  the  match f l a g  b i t  c e l l  f 4 .  
l l  I! The output  of f 4  v i a  channel c  i s  used f o r  on-match opera t ions  
I I  and t h a t  v i a  dl' f o r  on-mismatch. When a multi9l.e match 
resolve  i s  required, ,  t h e  contents  of f4 must be w r i t t e n  i n t o  
the  f l  c e l l s  i n  LU1. While such an opera t ion  would consume 
an e q u a l i t y  search time, propagation ac ross  t h e  memory a r r a y  
i s  normally required. i n  t h e  match re so lve  opera t ion  t o  w r i t e  
the  information i n t o  the  f f l a g  c e l l s  ( s e e  sec t ion  5.5.2, 2 
Figure 63 ) .  The s h i f t  conductors u t i l i z e d  the  maximum 
(minimum) search ( s e e  F i g w e  52) must a l s o  encompass the  
i n e q u a l i t y  l o g i c .  
A b l o c k  diagram o f  a complete a s s o ~ i a C - i - ~ e  memory array including 
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F i g u r e  71 Block diagram s f  complete DOT 
a s s o c f a t J v e  memory a r ray ,  
Addre~s generation and word selection wguld bi: accolnplished 
by means of' the network in Figure 24, in the manner described 
previously. 
6, I'lATERIALS AND FAT31IlCATIOIU STlJDIES 
A- 
6 -1 In t roduct ion  
During t h e  program, ma te r i a l s  and. f a b r i c a t i o n  s t u d i e s  were 
concerned. p r i n c i p a l l y  with t h e  problem of f a b r i c a t i n g  mul t i -  
l a y e r  DOT a s s o c i a t i v e  memory s t r u c t u r e s  on a s i n g l e  s u b s t r a t e  
and. t h e  i n v e s t i g a t i o n  of laminated. magnetic f i l m s .  The i m -  
provements i n  t h e  d.esign of DOT memory c e l l s  and. a r rays  which 
a r e  poss ib le  when these  f ilm-f i l m  l o g i c  networks a r e  constucted. 
a s  integrated.  d.evices has  been d.escribed. previously i n  s e c t i o n  
4 .3 .4 .  Laminated. f i l m s  a r e  of p a r t i c u l a r  i n t e r e s t  d.ue t o  t h e i r  
c h a r a c t e r i s t i c a l l y  low switching fie1d.s and. high switching 
speed.s i n  comparison t o  s i n g l e  magnetic l a y e r s .  I n  terms of 
DOT and. an a s s o c i a t i v e  memory, t h e i r  use  would. make p o s s i b l e  
a  reduct ion i n  t i p  c o e r c i v i t y  (power) and an increase  i n  t i p  
v e l o c i t y  (speed.) . 
6 . 2  M u l t i l a ~ e r  S t r u c t u r e s  
The b a s i c  method. of f a b r i c a t i n g  f i lm- f i lm DOT memory l o g i c  
s t r u c t u r e s  i s  d.escribed. a s  the  superimposed.-film technique.  
I n  t h i s  approach, sepa ra te ly  prepared. magnetic f i l m  elements, 
each conta in ing  a  por t ion  of t h e  network channel p a t t e r n ,  a r e  
superimposed., reg is te red ,  t o  one another  and. bond.ed. together  w i t h  
a  s u i t a b l e  adhesive.  A c ross - sec t iona l  view of the  completed, 
s t r u c t u r e  i s  shown i n  Figure 72, 
While thi-s -technique has been employed 'i.n the f2br.icati.o~ o f  
small associattive memory arrays (see section 4.3.3) of pr*eiiminary 
Figure  7 2  Cross  -section view of multilaver s t ruc ture  
fabricated by superimposed film technique. 
Figure 7 3  Multilayer s t ruc ture  fabricated on a single 
substrate .  
c e l l  conf igura t ions  f o r  study- purposes> rft rfs not  p r a c t i c a l  f o r  
cons"cructing l a r g e  a r rays ,  nor can i t  be u t i l i z e d .  w i t h  smaller  
c e l l  s t r u c t u r e s .  I n  t h e  case of l a r g e  a r rays ,  the  problem 
would. be t h a t  of maintaining a  uniform f i lm-f i lm separa t ion  
of t h e  ord.er of .0002 + .0001 inch.  With re spec t  t o  small  
- 
c e l l  s t r u c t u r e s ,  i t  i s  seen t h a t  the  high d.ensity of DOT 
l o g i c  elements would. r e q u i r e  concentrated. fie1d.s from t h e  
c o n t r o l  cond.uc t o r s  located.  beneath t h e  f i l m  element. This  would. 
not  be achieved i n  a  superimposed.-film d.evice a s  d.escribed. 
i n  sec t ion  4 .3 .4  d.ue t o  t h e  r e l a t i v e l y  l a r g e  film-conductor 
separa t ion  which e x i s t s  under these  circumstances.  
The f a b r i c a t i o n  of two aluminum and magnetic l a y e r s  on a  s i n g l e  
g l a s s  s u b s t r a t e  would so lve  t h e  second of t h e  above problems, 
a s  it makes poss ib le  in t ima te  contact  between f i l m  elements 
and c o n t r o l  conductors of t h e  DOT a s s o c i a t i v e  memory. This  
so-cal led mul t i layer  s t r u c t u r e  i s  i l l u s t r a t e d  i n  Figure 73. The 
i n s u l a t i n g  l a y e r  loca ted  between the  f i r s t  magnetic and second 
aluminum f i l m s  serves  a s  a  p r o t e c t i v e  coat ing  f o r  t h e  former 
during t h e  photo-etching procedure involving t h e  l a t t e r .  I t s  
o the r  funct ion  Ss t o  smooth out  any sur face  roughness which 
i s  p resen t  i n  t h e  regions of t h e  f i r s t  magnetic l aye r  deposited 
over aluminum. To be p rec i se ,  the  t i p  coercive fo rce  i n  a  
channel of the  second magnetic f i l m  deposited over t h e  i n s u l a t i n g  
l aye r  must be the  same a s  t h e  value obtained f o r  t h a t  channel 
and f i l m  evaporated d i r e c t l y  on a g lass  s u b s t r a t e ,  
In ea.rl.y m ~ l t i l a y e r  DOri' s t r u c t u r e s ,  t h e  i..risu.lai,ring l a y e r  cozl- 
0 
s i s t e d  of approximately 10,000 A o f  s i l i c o n  monoxide ( X i O )  
prepared. by vapor d.eposit ion.  Although t h e  evaporation of S i O  
i s  a reasonably s t raightforward.  procedure, problems e x i s t  
i n  c o n t r o l l i n g  i t s  thic,kness and sur face  p r o p e r t i e s .  Fur the r -  
more, t h e  p roper t i e s  of an aluminum l a y e r  on SiO d.epend. upon 
t h e  thickness  of t h e  SiO and. d i f f e r  from those of a s i m i l a r  
l aye r  d.eposited, on g l a s s .  Experiments have shown t h a t  t h e  
desired,  p r o p e r t i e s  can be obtained. by lowering t h e  s u b s t r a t e  
temperature, bu t  he re  again,  con t ro l  of the  SiO thickness  
i s  required. .  
The e f f o r t  to  find,  a s u i t a b l e  i n s u l a t i n g  l a y e r  was continued. 
during the  program. I n i t i a l  experiments were performed, u s i n g  
an exposed. l a y e r  of K0d.a.k Thin Film R e s i s t  (XTFR) i n  p l a c e  
of t h e  SiO. The r e s i s t  i s  applied, uniformly with a simple 
spinning appara tus .  I t s  th ickness  i s  control led.  by t h e  amount 
of ma te r i a l  u t i l i z e d .  and. t h e  spinning speed.. 
I n  c o n t r a s t  t o  r e s u l t s  of t h e  work with SiO, i t  was found t h a t  
the  depos i t ion  of aluminum over pho to res i s t  must t ake  p lace  
a t  higher  s u b s t r a t e  temperatures i n  comparison t o  an i d e n t i c a l  
l a y e r  over g l a s s  i n  o rde r  t o  achieve a high coercive f o r c e  
i n  an over ly ing  magnetic f i l m  of normally low coercive f o r c e .  
F i r s t  experiments produced sporadic behavior from sample t o  
sample, i , e , ,  some magnetjc f i lms  possessed the  desired high 
c o e r c i v i t y  over Lne aluminunl while oeners appeak'ed as ii Crli3.y 
were deposited on g l a s s .  Incomplete baking out of' t h e  so lven t s  
6-4 
contained i n  the  r e s i s t  was considered a s  a  poss ib le  exp?..an- 
atiori  f o r  t h e s e  v a r i a t i o n s ,  Subsequent experriments were per -  
formed i n  which the  bake-out time was varied il? a  con t ro l l ed  
manner. Improvements were noted,  but  t h e  experimental r e s u l t s  
f o r  t h e  c o e r c i v i t y  of a  f i l m  on the aluminum could not  be 
c o r r e l a t e d .  
The major problem with t h e  pho to res i s t  i s  i t s  s u s c e p t i b i l i t y  
t o  cracking during t h e  aluminum depos i t ion  which r e q u i r e s  
s u b s t r a t e  temperatures i n  t h e  v i c i n i t y  of 260' C .  These 
cracks would. most l i k e l y  cross  channels i n  t h e  photo-etched, 
aluminum and. behave a s  imperfect ions such a s  scra tches ,  e t c . ,  
which normally a f f e c t  t h e  propagation of channeled. d.omain t i p s .  
Attempts t o  e l iminate  cracking have not  been successfu l ,  and. 
f u r t h e r  stud.y of the  pho to res i s t  technique has  been discontinued..  
What appears a s  t h e  so lu t ion  t o  t h e  problem of an i n s u l a t i n g  
l aye r  has  been found i n  the form of duPont Pyre M .  L .  
Pyre M .  L .  i s  a polymide so lu t ion  which may be spun on a  sub- 
s t r a t e  l i k e  p h o t o r e s i s t .  Upon baking a t  100° C f o r  30 minutes 
and another  hour a t  e levated temperatures (about 250' C ) ,  i t  
hardens and behaves a s  g l a s s  during the  subsequent aluminum 
evaporat ion.  The desired p r o p e r t i e s  of t h e  aluminum l a y e r  
have been achieved experimentally without mod i f  y ing  the  s t a n =  
dard sluminum depos i t ion  procedure.  S tudies  of Pyre M. L. 
coat ings  a r e  s t i l l  requi red ,  however, t o  r l ~ s u r e  prope-i- uni for- 
m i t y  or p i n h o l ? - f l s e e  t l l i i i  Layers about .OuOl  inch t h i c k .  
Addi t ional ly ,  techniqu-es must be developed t o  ob ta in  imperfect ion-  
f r e e  s u r f a c e s .  6-5 
6.3 Laminated Magnetic ----- Films 
~low'' and o the r  workers have reported t h a t  very low domain 
wa l l  c o e r c i v i t i e s  of approximately .2 oe a r e  obtained i n  
C 
laminated, 1000 A t h i c k ,  80-20 nickel- i ron f i l m s .  These 
0 
f i l m s  c o n s i s t  of t e n  magnetic l a y e r s ,  each 100 A th ick ,  i n t e r -  
leaved with s i l i c o n  mon0xid.e l a y e r s  of comparable th ickness  
deposited. a l t e r n a t e l y  i n  the  same vacuum. It i s  reca l led .  t h a t  
0 
a  s i n g l e  l a y e r ,  1000 A t h i c k  f i l m  of t h e  above composition 
normally e x h i b i t s  a  wa l l  c o e r c i v i t y  of 1 .5  t o  2 . 5  oe .  
An explanat ion of t h e  e f f e c t  proposed. by Clow i s  t h a t  t h e  d.omain 
wal l  energy i s  reduced. i n  t h e  laminated. s t r u c t u r e .  F igure  
74a shows diagrammatically a  c ross  sec t ion  through a  ~ 6 e l  w a l l  
i n  which exchange i n t e r a c t i o n  causes t h e  whole of t h e  magneti- 
za t ion  i n s i d e  t h e  wa l l  t o  l i e  i n  e s s e n t i a l l y  t h e  same d i r e c t i o n .  
A l a r g e  f r e e  pole  energy r e s u l t s .  I n  a  laminated. f i lm,  no 
exchange i n t e r a c t i o n  e x i s t s  through t h e  SiO l a y e r s ,  and. t h e  
magnetization can a l i g n  i t s e l f  a s  shown i n  Figure 64b i n  o r d e r  
t o  red.uce i t s  magnetostatic energy. This energy red,uction 
may account f o r  the  very low c o e r c i v i t y .  
I n  ad.dit ion t o  t h e  low wal l  c o e r c i v i t y  obtained. i n  mul t i l aye r  
f i l m s ,  an inc rease  i n  t h e  switching speed. ( i n v e r s e  switching 
11 
time) has  a l s o  been observed. which i s  d . i r ec t ly  p ropor t iona l  
t o  t h e  number of laminat ions.  I n  a  ten- layer  f i lm,  the  inver se  
switching time i s  t e n  times g rea te r  tham i n  a  s i n g l e  f i l m  
of t h e  same thickness, Behavior of' t h i s  type i.inds a i r e c t  
a p p l i c a t i o n  i n  DOT a s s o c i a t i v e  memory a r rays  where t i p  
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Figure 74 (a) Nee1 Wall in  a Single Mag!:ttic Layer  
BSTRATE 
Figure  7 4 ( b )  Domai!? Wa l l  Magnetization Codigurat ion in Lami ~atctci 
Magnetic Film 
propaga,"cion v e l o c i t y  i s  t h e  f a c t o r  which I t n i t s  the  speed a t  
which most searches can be performed.. A reduct ion i n  t i p  
coe rc iv l ty ,  2nd thus f i e l d .  requirements,  wou-ld. a l so  -be 
poss ib le  with laminated. magnetic f i l m s  1ead.ing t o  an even 
g r e a t e r  reduct ion i n  power requirements.  
With these  p o t e n t i a l  improvements i n  mind., t h e  stud.y of lami- 
nated. DOT f i l m s  was i n i t i a t e d . .  Film samples conta in ing  pro-  
pagat ion channels were fabr ica ted .  with from two to  t en  l a y e r s  
us ing  SiO and. PJiFeCo evaporants and. a  s p e c i a l  s h u t t e r  arrange-  
ment i n  the  same vacuum system. Tip c o e r c i v i t y  was red.uced, 
from 2  oe t o  .5 oe and. v e l o c i t y  nea r ly  d.oubled. a t  a given 
value of  applied. f i e l d . .  The nuclea t ion  threshold  normally 
12 to  15 oe i n  s ing le - l aye r ,  13 per  cent  Co f i l m s  was, however, 
only 5 oe with 10 laminat ions and. approximately 8 oe i n  a  t h r e e -  
l a y e r  s t r u c t u r e .  
I n  a l l  cases ,  t h e  n e t  f l u x  of t h e  f i l m  over aluminum was l e s s  
than t h a t  f o r  t h e  laminated. f i lms  d.eposited. d . i r ec t ly  on g l a s s  a s  
measured. us ing  t h e  BH loop t r a c e r .  It i s  believed. t h a t  t h e  
a' 
f i r s t  l a y e r  i n  these  f i lms ,  which may be 150 t o  500 A t h i c k ,  
i s  of very high c o e r c i v i t y  over the  aluminum and i s  not  being 
switched o r  con t r ibu t ing  t o  the  n e t  f l u x  of t h e  f i l m .  Such 
l a y e r s  a r e  charac ter ized  by a  high d ispers ion  i n  the  magneti- 
za t ion  which may be t h e  cause of t h e  low nuclea t ion  P ie lds  
measured , Experiments performed t o  determine t h e  alurninum 
necessary t o  ob Laill 'IligL~ aniso ~ L ' O P ~ C  L O ~ Y  e i v i t y  a n d  a  high 
G 0 
nuclea t jon  fie]-d, i n  a s i n g l e  magnetic film 300 A to 500 A 
t h i c k  showed that t hese  c h a r a c t e r i s t i c s  a r e  achieved. i n  what 
1 1  i s d.escribed, a s  m e t a l l i c "  aluminum. The l a t t e r  i s  obtained. 
by reducing t h e  temperature of t h e  s u b s t r a t e  d.uring t h e  
d.eposit ion.  Fur ther  work i n  t h i s  a r e a  i s  required. .  
7. DESIGN AND SPECIFICATIONS FOR 
A S S O C I A T I V E  P R O C E S S O R  
7 . 1  1ntrod.uct ion 
It i s  t h e  i n t e n t i o n  of t h i s  s e c t i o n  t o  p r e s e n t  a gene ra l  
d e s c r i p t i o n  of  a  DOT a s s o c i a t i v e  processor  d.esigned on t h e  
b a s i s  of t h e  program stud.y e f f o r t ,  t he  s p e c i f i c  a r e a s  of 
which have been discussed.  i n  s e c t i o n s  2 through 6 .  A t y p i c a l  
memory a r r a y  o r g a n i z a t i o n  i s  d.escribed and t h e  power requi rements  
of f  i lm-con t ro l  conductor-d.r ive c o i l  assemblies  ca l cu l a t ed . .  
Sec t ions  7 . 4  and. 7 . 5  p r e s e n t  ana lyses  of memory systems based. 
upon p re sen t  and. f u t u r e  produc t ion  c a p a b i l i t i e s  consid .er ing 
speed., c o s t ,  power and. s i z e .  System t r a d e o f f s  a r e  discussed 
i n  t h e  conclud.ing s e c t i o n .  
7 .2  Memory Plane--Storage C e l l s  and Logic Configurat ions  
The type  #2 DOT memory c e l l  has  been shown t o  be most s u i t a b l e  
f o r  performing bo th  t h e  s t o r a g e  and l o g i c  f u n c t i o n s  r equ i r ed  
I n  an a s s o c i a t i v e  p roces so r .  This  con f igu ra t ion  w i l l ,  t h e r e -  
f o r e ,  be  u t i l i z e d  a s  the  b a s i c  s t o r a g e  element i n  t h e  proposed 
memory a r r a y .  
I n  s e c t i o n  5, i t  was s t a t ed .  t h a t  t h e  b i t s  of a  word could. be 
divided i n t o  segments t o  red.uct search  t ime by a  f a c t o r  o f  
two o r  more. The ~ ~ h y s i c a l  separat . ion between t h e s e  segments 
o r  t h e i r  o u t p u t s  which e x i s t s  i n  most e a s e s  under t h e s e  eon- 
d i t i o n s  n e c e s s i t a t e s  the  u s e  of galvanomagnetic, r ap id  
informa.tion t r a n s f e r  elements ( s e e  sec t ion  2 , 2 )  i n  order  t o  
f u l l y  r e a l i z e  t h e  savings i n  time t h a t  segmentation makes 
p o s s i b l e ,  Al'LI~ough t h e  f e a s i b i l i t y  of "L-iese t r ans f  ex- e1err1eiit s 
has been d.emonstrated., ad.dit iona1 experimental work i s  required 
t o  improve t h e i r  opera t ing  margins. Thus, a t  t h i s  time, a 
memory a r ray  design based. on t h e  above technique would. n o t  
be p r a c t i c a l .  
An equivalent  approach i s  t o  organize the  word. s t r u c t u r e  such 
t h a t  the  ou tpu t s  from a l l  segments a r e  a v a i l a b l e  a t  t h e  same 
l o c a t i o n  on a  f i l m  plane with the  a d d i t i o n a l  provis ion t h a t  
t h e  outputs  from successively higher  ( lower)  ord.er b i t  s l i c e s  
be d.elayed, with r e spec t  t o  each o t h e r .  The l a t t e r  i s  a  
necessary cond.ition f o r  performing t h e  i n e q u a l i t y  and. maximum 
(minimum) searches ( s e e  sec t ions  5 .2 .2  and. 5 . 2 . 3 ) .  
An a r r a y  organiza t ion  which meets t h e  aforementioned requirements 
i s  depicted schematical ly  i n  Figure 75. It i s  seen t h a t  t h e  
I 1  b i t s  of a  word a r e  contained i n  two columns i n  a  s taggered" 
arrangement. I n  t h i s  manner, a l l  i n t e r r o g a t e  l i n e s  can be 
loca ted  i n  one l a y e r ,  the  l o c a l  e rase  conductors i n  a  second 
l a y e r ,  and a  phys ica l  separa t ion  between c e l l  outputs  achieved.  
While t h e  a r r a y  dens i ty  remains a t  280 b i t s  per square inch 
f o r  t h e s e  type #2 memory c e l l s  f ab r i ca ted  us ing  t h e  mul t i l aye r  
s t r u c t u r e ,  t h e  l i n e a r  dens i ty  p a r a l l e l  t o  the  word a x i s  ( v e r t i c a l  
i n  the  f i g u r e )  i s  increased from 11 to  22 b i t s  per inch ,  As 
a r e su l t , ,  t \ e  basic, u n i t  of scarcb time, T i c  reduced  from 
"2 
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Figure 75 Memory array of m e  #2 cells organized to 
reduce s a r c h  t ime,  
250 t o  125 k c e c .  The l t n e a r  d e n s i t y  perpend i c u l a r  t o  t h e  
word a x i s  i s  now o n l y  12.5 w o r d s  per i n c h .  
The proposed processor  would cons i s t  of 1000 words w i t h  100 
b i t s  per word. Taking i n t o  cons idera t ion  t h e  a d d i t i o n a l  space 
required f o r  (1) word s e l e c t i o n  l o g i c ,  ( 2 )  search and processing 
con t ro l  and f l a g  b i t s  and (3)  word s l i c e  l o g i c  ( r e so lve  l o g i c ,  
address  generat ion s t r u c t u r e ,  e t c . ) ,  the  t o t a l  length  of a  
word s l i c e  would be approximately 6 inches .  Based upon magnetic 
f i l m  depos i t ion  technology, one might assume a  t y p i c a l  memory 
plane s i z e  of 3 inches square.  Thus, a  given word would 
requ i re  two f i l m  planes and a  t o t a l  of 37 words would be 
contained i n  t h i s  f i l m  p a i r .  A poss ib le  layout  of the  s torage  
c e l l  and l o g i c  s t r u c t u r e s  i s  depicted i n  F igure  76. The small  
f i l m  element described a s  t h e ' h r a n s f e r  element" i s  used t o  
magnetically in terconnect  the  corresponding mismatch output  
channels of each word i n  the  two memory p lanes .  With such 
an organiza t ion ,  a complete 1000-word systelri would c o n s i s t  
of 27 f i l m  p a i r s ,  o r  a  t o t a l  of 54 p lanes .  
7 .3  Memory Plane--Control Conductor--General Drive Coi l  Assembly 
The determination of t h e  optimum number of memory planes pe r  
d r ive  c o i l  assembly depends upon the  r e l a t i v e  t r a d e o f f s  between 
the  cos t  of seve ra l  lowpower, .5-to-1-ampere pu-lse d r i v e r  c i r -  
c u i t s  and a  small number o f  high-power u n i t s .  At one extreme, 
w e  have  t h e  e a s e  of  a s i n g l e  3- inch-square  magnetic  f i l m  element 
p e r  c o f l ,  w h i l e  a t  the  o t h e r  extreme,  one would e o n s f d e r  a l l  

311 planes  dr iven by a  s i n g l e  gene ra l  d r i v e  coil, Let u s  choose 
the  former as a  r e fe rence  and c a l c u l a t e  t y p i c a l  vo l t age  and power 
requirements f o r  t h i s  conf igu ra t ion .  
To begin with ,  a  c o i l  wrapped around. a  3-inch-square f i l m  element 
and capable of producing 10 o e r s t e d s  pe r  ampere of d r i v e  c u r r e n t  
would be cha rac te r i zed  by an inductance LC of approximately 
5 and r e s i s t a n c e  R c  of approximately 1 . 7  ohms. The v o l t a g e  
(v,) required.  t o  achieve a  .75-ampere pu l se  ( Ic)  with a  1 psec  
r i s e t i m e  ( t  ) i s  then equal  t o  L I /t - t I R  * 5 v o l t s .  Assuming R c c  R 
an a d d i t i o n a l  5 v o l t s  f o r  c u r r e n t  r e g u l a t i o n ,  we o b t a i n  a  power 
supply vo l t age  requirement of Vs = 10 v o l t s .  The t o t a l  power 
suppl ied by the  source f o r  a  s i n g l e  c o i l  assembly i s  approxi-  
mately equal  t o  V s I c  o r  7 .5 w a t t s  f o r  a  100 per  cen t  duty c y c l e .  
A complete system would then c o n s i s t  of 54 of these  c o i l  
assemblies  which y i e l d s  a  t o t a l  power requirement of over  400 
w a t t s  f o r  most search and process ing  ope ra t ions .  I f  one 
chooses t o  d r i v e  each h a l f  of t h e  p a i r  shown i n  F igure  76 f o r  
h a l f  of t h e  t o t a l  d r i v e  cyc le ,  i . e . ,  f o r  t he  time requi red  t o  
propagate  t i p s  across a  given p lane ,  a  50 percent  r educ t ion  
i n  system power i s  ob ta ined .  Fur the r  segmentation of t h e  
d r i v e  c o i l s  and proper sequencing of d r i v e  pu l ses  wou3.d make 
p o s s i b l e  g r e a t e r  power savings a t  t h e  expense of increased 
e l e c t r o n i c  c o s t ,  
I n  o rde r  t o  decrease power and e l e c t r o n l c s  c o s t ,  t he  number 
oi" f Tim ;3lancs p e r  u r i v e  coil assembly must  b e  ir:cl'eased, As 
an example, consider the case of 4 pianes per c o i l .  Under these  
condi t ions ,  t h e  d r ive  coil inductance w ~ u l d  be 2 0 p h  ( c o i l  
c ross - sec t iona l  a r e a  i s  increased by a  f a c t o r  of 4 )  with t h e  
r e s i s t a n c e  remaining r e l a t i v e l y  unchanged a t  1 . 7  ohms. The 
vol tage  requirements f o r  the aforementioned current  pu l se  I 
C 
i s  given by (20) ( . 7 5 )  + ( 1 . 7 )  (.75) v o l t s ,  o r  16.25 v o l t s .  
With r egu la t ion ,  we have a  new Vs of 21.25 v o l t s .  Power 
supplied by t h e  source t o  d r ive  the  f o u r  f i l m  plane c o i l  assembly 
i s  now equal t o  15.9  w a t t s .  I n  t h i s  manner, then, 4 p lanes  
can be driven with only twice the  power necessary f o r  a s i n g l e  
p lane .  The t o t a l  system power us ing  t h e  simple d r ive  c o i l  
segmenting scheme described previously i s  then reduced from 200 
wa t t s  to  n l l O  wa t t s  s ince  only seven c o i l s  a r e  driven a t  a  
time (dura t ion  genera l  dr ive  c y c l e ) .  
2 
A simple expression f o r  determining the  t o t a l  system power 
a s  a  func t ion  of the  number of planes per  c o i l  assembly (n) 
can be derived as  fol lows:  F i r s t  we assume t h a t  t h e  d r i v e  
c o i l  inductance (LT) i s  d i r e c t l y  p ropor t iona l  t o  n, i . e . ,  
L~ = nL , and t h e  r e s i s t a n c e  ( R  ) i s  r e l a t i v e l y  independent of c T 
n,  i . e . ,  R = R . The supply vol tage  required f o r  each c o i l  
T c  
adssembly V i s  then given by Vs  = (nLcIc/tR -I I c R c  i 5 )  vol ts  
s  
where t i s  t h e  dr ive  pulse r i s e t i m e  and 5 v o l t s  i s  u t i l i z e d  
R 
f o r  r e g u l a t i o n .  With the  number of c o i l  assemblies required 
(N) equal t o  27/11, the  t o t a l  system power (P ) i s  expressed T' 
as  P - 
-P 27/nVEIr E e t t i n g  I .;f? amperes, t 2 z l  p , ~ , s ~ r  ., C 
LC = j pki, and R c  - i.7 ohms, w e  ob ta in  P = 27/n b(5) ( #75) + T 
( - 7 5 ) ( 1 . 7 )  + ( - 7 5 )  wa t t s ,  which produces t o  P =(76 + 129/n) T 
w a t t s .  LC the  n  = 27 ( a l l  planes i n  a s i n g l e  dr ive  c o i l  as-  
sembly), a minimum P of 81 wat ts  i s  obta ined .  Fur ther  reduct ion  T 
of FT w i l l  n e c e s s i t a t e  d iv id ing  the  d r ive  c o i l ( s )  i n t o  more 
than t h e  two segments consid.ered. i n  the  above d .er iva t ion .  
The t r a d e o f f s  involved. i n  opt imizing t h e  d.rive c o i l  assembly 
a r e  described. i n  sec t ion  7 .6 .  
As an i l l u s t r a t i o n  of t h e  conf igura t ion  of memory planes and. 
con t ro l  conductors i n  a  c o i l  assembly of the  type und.er d i s -  
cussion, l e t  u s  consider  the  four-plane s t r u c t u r e  d.epicted 
i n  Figure 77. P a r t  a  of the f i g u r e  shows a  cut-away view of 
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what may.be d.escribed a s  a  memory s t ack"  with t h e  c ross - sec t iona l  
view presented. i n  p a r t  b .  The f i l m  planes a r e  f a b r i c a t e d  us ing  
mul t i layer  techniques ( s e e  sec t ion  6 . 2 )  and posit ioned f a c e  
down on t h e  c o n t r o l  conductors.  The l a t t e r  a r e  contained on 
a  s i n g l e  mylar o r  epoxy bond s u b s t r a t e  which passes  through 
the  s t ack  i n  such a  way t h a t  a l l  planes f a c e  t h e  same s i d e .  
I n  t h i s  manner, r e g i s t r a t i o n  and bonding of f i l m  planes t o  
t h i s  s u b s t r a t e  may be e a s i l y  performed p r i o r  t o  a  f o l d i n g  pro- 
cedure which produces the  f i n a l  c2nf igura t ion .  The spacers  
indicated i n  the  f i g u r e  provide the  separa t ion  between adjacent  
con t ro l  l i n e s  required t o  minimize s t r a y  con t ro l  f i e l d s .  The 
subs t ra t e s  of the  two center  f i l m  planes funct ion  as  t h e  spacer 
i n  t h a t  reg ion .  Methods of in terconnect ing  the  con t ro l  conductors 
of the d i f f e r e n t  s t acks  a r e  not shown i n  the  f i g u r e .  It i s  
f l  I! 
assumed that a  simple scheme employing plug-in type cards 
and connectors would be u t i l i z e d .  
Configuration of m e m o q  planes and control conductors 
in a. coil assembly (stack) of ;a DOT associative processor.  
7.4 - System Analysis  Rased on Current  Product ion C a p a b i l i t y  
---- 
The s i z e  of  t h e  b a s i c  magnetic f i l m  element and memory a r r a y  
d e n s i t y  a r e  t h e  p r i n c i p a l  f a c t ? r s  t o  be  c3nsidered i n  d e t e r -  
mining the  power, speed, s i z e  and c o s t  of a  DOT a s s o c i a t i v e  
memory system. The c a l c u l a t i o n s  of  t h e  preceding s e c t i o n s  
were based upon a p r a c t i c a l  f i l m  element s i z e  of 3 inches  square  
and a r r a y  d e n s i t y  of  280 b i t s  per  square  i n c h .  Cur ren t  pro-  
duc t ion  c a p a b i l i t y  i s ,  however, optimum wi th  a s u b s t r a t e  2  
inches  square  s i n c e  most m i c r o c i r c u i t  p roces s ing  and hand l ing  
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equipment i s  designed f o r  t h e  s tandard 2-inch" s i l i c o n  wafer 
used i n  i n t e g r a t e d  c i r c u i t  manufactur ing.  An a r r a y  d e n s i t y  
of 200 b i t s  per square  i nch  i s  p r e s e n t l y  a t t a i n a b l e  u s i n g  t h e  
suBerimposed-film s t r u c t u r e  descr ibed i n  p rev ious  s e c t i o n s ,  
whi le  a  f i g u r e  of  360 b i t s  per  square  inch  i s  p r o j e c t e d  on the  
b a s i s  of t h e  development of  m u l t i l a y e r  f i l m  f a b r i c a t i o n  tech-  
n iques .  The e f f e c t  of t he  i nc reased  a r r a y  d e n s i t y  on t h e  system 
c h a r a c t e r i s t i c s  i s  d i scussed  i n  t h e  s e c t i o n  7 .5 .  The system 
c h a r a c t e r i s t i c s  based on t h e  c u r r e n t  c a p a b i l i t y  o f  2  i n c h  square  
f i l m  elements wi th  a d e n s i t y  of 200 b i t s  per  square  i nch  a r e  
descr ibed  n e x t .  
A memory a r r a y  c o n s i s t i n g  of type  #2 c e l l s  organized. i n  t h e  
manner depicted i n  F igu re  75 would be  cha rac t e r i zed  by a word. 
l e n g t h  of approximately 5 inches  and, a word s l i c e  d .ensi ty  of 
10 words p e r  i nch .  Taking i n t o  cons ide ra t ion  word s e l e c t i o n  
logic., IJUi and LU? ( s e e  F i g u r e  711, we o b t a i n  a  t o t a l  l e n g t h  
of n e a r l y  6 inches  which would r e q u i r e  t he  i n t e r c o n n e c t i o n  
of 3 superimposed f i l m  p a i r s  ( s e e  F igu re  76) t o  form a complete 
memory p l ane .  A 6 inch by 2 inch plane would con ta in  o n l y  20 
words, such t h a t  50 rnerno1.y p l anes  would be r equ i r ed  f o r  a 1000 
word memory. With 5  p l anes  per segmented g e n e r a l  d r i v e  c o i l  
a s  a convenient  s t a c k  c o n f i g u r a t i o n ,  we o b t a i n  a memory c o n s i s t i n g  
of 10  s t a c k s  opera ted  by 20 g e n e r a l  d r i v e  c i r c u i t s .  
The t o t a l  memory system power i s  e s s e n t i a l l y  t h a t  d i s s i p a t e d  
dur ing  a  g e n e r a l  propagate  p u l s e .  As an example, consid.er an 
e q u a l i t y  search  which r e q u i r e s  125 r s e c  of  g e n e r a l  d r i v e  du r ing  
which i n t e r r o g a t e  d . r ivers  a r e  pulsed. f o r  on ly  l p s e c .  The duty 
c y c l e s  of o t h e r  c o n t r o l  l i n e  d . r ivers  such a s  word. s e l e c t ,  hold., 
e t c .  a r e  a l s o  smal l ,  say 1%, so t h e i r  c o n t r i b u t i o n  t o  t h e  
system power i s  n e g l i g i b l e .  Even i n  t h e  extreme case  where 
100 i n t e r r o g a t e  d . r ivers  were energized,  d.uring an e q u a l i t y  search 
o p e r a t i o n ,  which i s  t h e  equ iva l en t  of 1 d.r iver  be ing  "on" f o r  
t h e  complete c y c l e ,  t h e  100 ma i n t e r r o a t e  pu l se  i s  on ly  100/750 
o r  13% of t h e  g e n e r a l  d.rive c u r r e n t .  The " i n t e r r o g a t e  ~ o w e r "  
i s  then l e s s  than 2% of  t h e  g e n e r a l  d.r ive power assuming 
s i m i l a r  l i n e  r e s i s t a n c e s .  
To compute t h e  system power, we make u s e  of t h e  exp res s ion  
der ived i n  t h e  prev ious  s e c t i o n  f o r  P a s  a  f u n c t i o n  of t h e  t 
t o t a l  number of memory p lanes  and number of p lanes  per  g e n e r a l  
d r j v e  c o i l  ( n ) ,  I n  t h e  p re sen t  case  50 planes  a r e  r equ i r ed  
as opposed t o  27 i n  the expre.;sion g i ~ e n  and t h e  g e n e r a l  d r i v e  
c o i l  ii cmai ler by 33%. With T c  *75 ampercs, t~ ?. pie . - ,  
L - 3 .5ph and. RC = 1.2 ohm: we o b t a i n  for th.e total power 
C 
P = Cn(3 .5 )  ( . 7 5 )  + ( . 7 5 )  ( 1 . 2 )  + ( . 7 5 )  w a t t s  T 
o r  
P = 98 -t 221/n wa t t s  
T 
S e t t i n g  n  - 5 i n  P we o b t a i n  a  t o t a l  system power of 142 w a t t s .  T' 
The e l e c t r o n i c s  r equ i red  f o r  t h e  DOT a s s o c i a t i v e  memory c o n s i s t s  
of (1) genera l  d r i v e ,  ( 2 )  c o n t r o l ,  (3)  t iming and l o g i c  and 
( 4 )  sense .  The gene ra l  d r i v e  c i r c u i t r y  c o n s i s t s  of  20 b i p o l a r  
d r i v e r s  which produce the  propagate and e ra se  fie1d.s i n  t h e  10  
memory s t a c k s .  The cos t  of t hese  d r i v e r s  would be $100. 
Category ( 2 )  , i s  comprised of  300 i n t e r r o g a t e  and. l o c a l  e r a s e  
l i n e  d r i v e r s  f o r  t he  100 b i t  s l i c e s ,  20 hold l i n e  d . r ivers  
( 2  per  s t a c k )  25 c o n t r o l  l i n e  d r i v e r s  f o r  LU and W 2 ,  31 1 
d.r ivers  f o r  t he  word. s e l e c t i o n  l o g i c  and. 14 d . r ivers  f o r  t h e  
s h i f t  conductors of t h e  maximum (minimum) search .  This  i s  
a  t o t a l  of 370 c o n t r o l  d . r ivers  which a t  $2 per c i r c u i t  c o s t s  
$740. 
The l o g i c  and. t iming c i r c u i t r y  i n c 1 u d . e ~  t h e  search and. mask 
r e g i s t e r s ,  d i g i t a l  mu l t ip l exe r s ,  add.ress counters  and. decod.ers 
f o r  t h e  mul t ip l e  match r e so lve  ope ra t ion  f o r  a  c o s t  of $160. 
Las t ly ,  t he  sense e l e c t r o n i c s  i s  comprised. of the  100 b i t s  
s l i c e  sense a m p l i f i e r s ,  10 word address  sense a m p l i f i e r s ,  10 
block sense amplifiers and 5 additional units for. LU ar.i Lug. 1 
A t  a  c o s t  of $4 per ampl i f i e r ,  we o b t a i n  a  t o t a l  c o s t  of $500, 
The t o t a l  c o s t  o f  the system e l e c t r o n i c s  would be $1500, 
The s i z e  and. weight  of  t h e  system i s  a r r i ved .  a t  a s  f o l l o w s :  
Let  u s  assume t h a t  a l l  d . r ivers ,  l o g i c  and. t iming  c i r c u i t s  a r e  
conta ined.  on standard.  6 i nch  by 6 inch  pr in ted .  c i r c u i t  b0ard.s 
spaced. .5 i nches  a p a r t  i n  r a c k s .  Now, t h e  20 b i p o l a r  g e n e r a l  
d . r ivers  would. r e q u i r e  5  board.^, t h e  350 c o n t r o l  d r ive r s - -35  
 board.^, t h e  20 ho ld  l i n e  d . r ivers- -4  boards ,  t h e  l o g i c  and. 
t iming--5 b0ard.s and. t h e  125  sense  ampl i f i e r s - -20  boa rds .  A 
t o t a l  of 70 p r in t ed .  c i r c u i t  boards  r e s u l t s  which r e q u i r e s  a 
minimum volume of  1 cubic  f o o t .  Ad.d.ing t h e  space occupied. 
by t h e  1 0  memory s t a c k s  which i s  approximately  . 5  cub ic  f e e t  
and an  ad .d i t iona1  .5 cub ic  f e e t  f o r  coo l ing  cons id .e ra t ions ,  
we a r r i ved .  a t  a  t o t a l  volume of 2  cubic  f e e t .  The weight  o f  
t h e  memory system i s  e s s e n t i a l l y  t h a t  o f  t h e  70 pr in ted .  c i r c u i t  
I n  summary, an a s s o c i a t i v e  p roces so r  based on c u r r e n t  prod.uction 
c a p a b i l i t y  would. have t h e  fo l l owing  c h a r a c t e r i s t i c s :  
1. Cost o f  e l e c t r o n i c s  &$1500 
2 .  Speed ( e q u a l i t y  s ea rch  t ime)  = 125 psec 
3. power--142 watts 
4 .  S i z e  and. weight--2 cubic  fc., 30 l b s .  
7 . 5  
The u s e  o f  t h e  m u l t i l a y e r  f i l m  f a b r i c a t i o n  technique  makes 
possible a s i g n i f i c a n t  r educ t ion  in c e l l  size and hence,  an  
i n c r e a s e  i n  a r r a y  d e n s i t y  a s  descr ibed  i n  s e c t i o n  4 .  An a r r a y  
of final type #2 memory cells fab~ica~ted in this manner would 
con ta in  up t o  360 bits per  square  i nch  and thereby  permit  a 
r educ t ion  i n  system power a s  w e l l  a s  s e a r c h  t ime.  F i r s t l y ,  
I 1  t h e  above a r r a y  organized  i n  t h e  s taggered  c e l l "  c o n f i g u r a t i o n  
( s e e  f i g u r e  75) would be c h a r a c t e r i z e d  by b i t  s l i c e  and word 
s l i c e  d e n s i t i e s  of 30 b i t s  p e r  inch  and 1 2 . 5  words p e r  inch  
r e s p e c t i v e l y .  A word l e n g t h  of  100 b i t s  w i t h  s e l e c t i o n  l o g i c  
and LU1 and W would have a p h y s i c a l  l e n g t h  o f  4 i nches  and 2  
r e q u i r e  t h e  i n t e r connec t ion  of 2-2 i nch  square  f i l m  e lements .  
A t o t a l  of 25 words would be  contained on a 2- f i lm memory 
p lane  and 40 p lanes  would be  r equ i r ed  f o r  a 1000 word memory. 
The t o t a l  system power i s  computed. i n  t h e  manner d.escribed. i n  
t h e  s e c t i o n  7 . 4  which i s  based. on a 2 segment gene ra l  d.rive 
c o i l  f o r  each s t a c k  of n -p lanes .  I n  t h e  case  a t  hand., each 
c o i l  segment measures 2  inches  by 2  i nches  as opposed t o  
2  inches  by 3 inches  f o r  t h e  c o i l  i n  t h e  prev ious  c a l c u l a t i o n .  
The c o i l  c h a r a c t e r i s t i c s  a r e  then LC = 2 .3  p h  and. Rc = .8 ohms 
and, t h e  t o t a l  system power given by 
PT = 52 + 168/n watts 
For purposes of comparison wi th  t h e  r e s u l t s  of t h e  prev ious  
section, we will aga in  cons ider  a 5 plane s t a c k ,  Thus, w j t h  
n=C, in the above expression, we firid t h a t  P =. 86 watts. 
'i' 
m e  electroni( :s  requirements for th5.s systern a r e  si.mj.l.ar t o  
those  determined i n  s e c t i o n  7-4, I n  t h i s  case  only 8 s t a c k s  
a r e  required.,  thereby  red.ucing the  number of  gene ra l  d r i v e r s  
from 20 t o  16 .  This  i s  accompanied. by a  s m a l l  r educ t ion  i n  
system c o s t ,  s i z e  and. weight .  The b a s i c  search  time of t h e  
memory i s  approximately 75 p s e c  s i n c e  t h e  word. l eng th  i s  40% 
s h o r t e r  i n  a  mul t i l aye r  s t r u c t u r e .  
A summary of t h e  system c h a r a c t e r i s t i c s  i s  presented,  below. 
1. Cost of e lectronics--$1475 
2 .  Speed. ( e q u a l i t y  search t ime)  --75 pet 
3.' power--86 w a t t s  
4 .  S i z e  and, weight--2 cubic  f t . ,  30 l b s .  
The c a l c u l a t i o n s  of the  previous s e c t i o n s  were based, on a  
memory of 1000 words with  100 b i t s  per  word.. Consid.erable 
savings i n  speed., c o s t ,  power and s i z e  and. weight a r e  p o s s i b l e  
wi th  smal ler  c a p a c i t y  memories. Let u s  now d.etermine the  func- 
t i o n a l  r e l a t i o n s h i p s  between t h e  system c h a r a c t e r i s t i c s  and. t h e  
number of words M and. b i t s  per word. TJ . 
Speed. - The b a s i c  u n i t  of time i n  a  DOT a s s o c i a t i v e  memory 
i s  an e q u a l i t y  search  time Ts, T i s  d i r e c t l y  p r o p o r t i o n a l  
s  
t o  the  phys ica l  l eng th  of a  word, on a memory p lane .  I f  t h e  
b i t s  i n  a  word s l i c e  a r e  connected end-to-end, we o b t a i n  
Ts l  = 1.5N p e c  
When a staggered organization i s  utilized 
Ts2 = .75N p , s e c .  
T and Ts2 a r e  plot ted.  a s  a  funct ion  of N i n  f i g u r e  78. The 
s l  
staggered. c e l l  conf igura t ion  while apparent ly super ior  on t h e  
b a s i s  of search time, reduces the word. s l i c e  dens i ty  by a  f a c t o r  
of 2.  It w i l l  be shown t h a t  system power i s  i n v e r s e l y  propor- 
t i o n a l  t o  word, s l i c e  d.ensity.  Hence, a  trad.eoff between search 
time and. power may be favorable  und.er c e r t a i n  s i t u a t i o n s .  
E l e c t r o n i c s  Cost - Of t h e  four  ca tegor ies  of e l e c t r o n i c s  d.escribed 
i n  sec t ion  7.4,  the  c o n t r o l  l i n e  d r ives  and sense a m p l i f i e r s  
accounted f o r  80% of t h e  t o t a l  system c o s t .  Using a  f i g u r e  
of, 3.7 con t ro l  d.rivers per  b i t  ( i n t e r r o g a t e  1, i n t e r r o g a t e  0, 
l o c a l  e rase ,  miscellaneous c o n t r o l )  and. 1 .25  sense a m p l i f i e r s  
per b i t  ( b i t  s l i c e ,  misc.--word. address ,  match r e s o l v e )  and. 
cos t s  of $2 per con t ro l  d r i v e r  and $4 per  sense a m p l i f i e r ,  
we o b t a i n  the cos t  a s  a  func t ion  of N given by 
The t o t a l  cos t  including the  genera l  d r ive ,  t iming and. c o n t r o l  
log ic  i s  then 
These expressions are plotted in f i w r e  79, The reduction in 

Figure  79 E l e c t r o n i c s  c o s t  m d  memory s i z e  and 
weigM:as a f u n c t i o n  s f  word length M e  
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the  f ixed cos t  terin f o r  N < 5 O  i s  due t o  the  f a c t  t h a t  under 
these  condi t ions ,  a l l  t he  b i t s  i n  a  word would be interconnected 
i n  a l i n e  doubling t h e  word dens i ty  and ha lv ing  the  number 
of s tacks  and. hence genera l  and, hold. d r i v e r s .  
Power - The system power P i s  a. func t ion  of the  number T 
( N ~ )  and e l e c t r i c a l  c h a r a c t e r i s t i c s  (LC, R e )  of the  genera l  
d r ive  c o i l s  us ing  a  2  c o i l s  per s t a c k  conf igura t ion .  As 
derived. e a r l i e r ,  
P = N c  1 " ~ ~  I /t + I R + 5J Ic wat t s  T c  R c c 
where n  = number of memory planes dr iven by a  c o i l  p a i r ,  
I - -75  amperes and t = 1 see .  I n  determining N c  ( M ,  N ) ,  
\ c R p 
LC ( N )  and Re  ( N ) ,  we consider  two word s l i c e  d e n s i t i e s ,  
d w l  = 25 words per  inch and d - 1 2 . 5  words per inch .  It w2 
i s  r eca l l ed  t h a t  dwl i s  achieved when a l l  t he  b i t s  i n  a  word 
a r c  interconnected i n  a  s i n g l e  l i n e  and charac ter ized  by an 
equa l i ty  search time T . d r e s u l t s  when t h e  b i t s  a r e  staggered 
s l '  w2 
t o  reduce the  equa l i ty  search time defined a s  T and. phys ica l  
s2 
word l eng th .  I f  the  l a t t e r  i s  l imi ted  t o ~ 4  inches,  then 
a  staggered a r r a y  i s  required. f o r  n>50 and. P i s  computed on 
T 
t h e  b a s i s  of d w 2 .  For n450 both a r r a y  organiza t ions  a r e  
f e a s i b l e  and. PT must be determined f o r  d and. d w l .  
w2 
To f ind  N c  ( M ,  N ) ,  we observe t h a t  t h e  number of memory planes 
i s  not  a  continuous funct ion  of M. With 2 inch square f i l m  
elementi, ~?,~&+5"irordq pry p l a n e  and d 3 2 5  e r o r d i  per p l a r ~ .  
w2- 
N (d .  ) - 1 1 forn150 
c w l  - 
n 50 
= 1 ( ~ b - 1  N c  (aw,) - f o r  a11 N 
n  25 
where M, M = i n t e g e r  o r  nex t  l a r g e s t  i n t e g e r .  
25 !?j 
The g e n e r a l  d.r ive c o i l  induc tance  L  ( N )  i s  expressed i n  terms 
C 
of t h e  va lue  f o r  a  2  i nch  square  c o i l  which i s  2 . 3  . Since  ph 
L i s  d i r e c t l y  p r o p o r t i o n a l  t o  c o i l  l e n g t h  i n  t h e  word d i r e c t i o n  
C 
(wid th  of c o i l  i s  c o n s t a n t )  and c o i l  l e n g t h  i s  d i r e c t l y  p r o p o r t i o n a l  
t o  p h y s i c a l  word l e n g t h ,  f o r  a s taggered a r r a y  we have 
LC ( d w 2 )  == 2 . 3  l+orh f o r  a l l  N 
When t h e  word, s l i c e  i s  organized a s  a s i n g l e  l i n e  of  c e l l s  t o  
minimize N , we have 
C 
LC (d. ) = 2 . 3  N h f o r  Nd50 
w l  g p  
The express ions  f o r  c o i l  r e s i s t a n c e  R ( N )  have t h e  same form C 
as t h ~ s e  f o r  LC ( N ) .  With t h e  r e s i s t a n c e  of a 2 inch  square  
c o i l  equa l  t o  .8 ohms, we o b t a i n  
R ( d w 2 )  = .8 N ohms f o r  a l l  N 
C 100 
and. 
R ( d w l )  = .8 ohms f o r  NS5O. 
C 50 
S u b s t i t u t i n g  t h e  exp res s ions  f o r  N c ,  L and Rc i n t o  the equat ion 
C 
for PT yields 
P (0- I &) ](2.3)( N j(.75) + (~")(.8)(r\~) + 5 (.75) wat t s  
w2 E 25 555 100 for all N 
In computing P ( d  ) and P ( d  ) a s  a f u n c t i o n  of M and N ,  
T w2 T w l  
N i s  chosen a s  t h e  independent v a r i a b l e  t o  a s s i s t  t h e  r e a d e r  
i n  comparing the  power, speed and c o s t  curves ,  w i th  M as the  
parameter .  The number of memory p lanes  pe r  d r i v e  c o i l  i s  
descr ibed by 
N = 5 f o r  M/25, M/5025 
TJ =- M/25, M/5O o the rwi se .  
The curves  f o r  P a r e  presented.  i n  F igu re  80. R e f e r r i n g  t o  
T 
t h e  l a t t e r ,  we observe t h a t  t h e  r a t e  of change of  P wi th  N 
T 
i n c r e a s e s  w i th  M .  For  a given memory c a p a c i t y  of M x N b i t s ,  
P i s  lower i n  t h e  system wi th  fewer w 0 r d . s .  For  example, a 
T 
1000 word, 40 b i t  memory consumes 52 w a t t s  of power whi le  a 
400 word, 100 b i t  memory r e q u i r e s  on ly  34 watts .  I n  a , l l  c a s e s  
except M = 100, P (d .  )(P (d .  ) f o r  a g iven v a l u e  of M and. 
T w l  T w2 
N 5 5 O .  Thus, one may consid.er  t r a d i n g  o f f  t h e  l onge r  s ea rch  
time Tsl f o r  t h e  lower power achieved. i n  t he  d type  memory 
w l  
a r r a y .  
The depend.ence of P on N i s  d.epicted. i n  F igu re  81 f o r  M =; 1000, 
T 
N = 100 and 50 and. M = 500, N= 100 and 50.  It i s  apparen t  t h a t  
on ly  a small sav ings  i n  power can be r e a l i z e d  by i n c r e a s i n g  
N above 5 .  
F i g u r e  80 T o t a l  syatcm power PT vs M f o r  m m r y  
c a p a c i t i e s  and word s f i c e  organizations 
i nd i ca t ed .  7-22 
Figu re  81 To t a l  system power PT (eZ) v8 a (plumes 
pe r  s t ack )  f o r  memory s i z e s  ind ica t ed ,  
S i z e  a n d  Weight - The s i z e  and weight of a memory i s  a func t ion  
- 
of t h e  bit s l i c e  e l e c t r o n i c s  requirement. The cost curve of 
Figure 79 is then r e p r e s e n t a t i v e  of t hese  c h a r a c t e r i s t i c s  i f  
we s u b s t i t u t e  f o r  t h e  maximum cos t ,  the  maximum weight and 
s i z e  of 30 l b s .  and 2 .0  cu.  f t .  r e s p e c t i v e l y .  
Reviewing Figures  78, 79 and 80, we observe t h a t  search time, 
cos t  and power inc rease  with memory s torage  capac i ty .  For 
word lengths  of 50 b i t s  o r  l e s s ,  power can be reduced a t  t h e  
expense of speed. by modifying t h e  memory a r r a y  o rgan iza t ion .  
While i n  most memories, c o s t s  and power inc rease  with speed, 
t h e  system c h a r a c t e r i s t i c s  of t h e  DOT a s s o c i a t i v e  memory a r e  
physical  s i z e  dependent. Thus, a f a s t e r  memory b r ings  about 
\ 
savings i n  power and cos t  a t  expense of word l eng th .  N o  
s i g n i f i c a n t  t r ade -o f f s  a r e  poss ib le  when t h e  word l e n g t h  and 
capaci ty  a r e  f ixed, .  
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P\TEXh? TECHNOL,OGV APPENDIX 
I t  i s  the  opinion of the  w r i t e r  t h a t  most, i f  not  a l l ,  of 
t h e  m a t e r i a l  i n  t h i s  f i n a l  r e p o r t  should be c l a s s i f i e d  a s  New 
Technology a s  i t  app l i e s  t o  t h e  d.esign of an a s s o c i a t i v e  
processor .  This r epor t  descr ibes  t h e  f i r s t  study e f f o r t  i n  
which DOT techniques have been developed expressly f o r  use  
i n  advanced a s s o c i a t i v e  processors .  
